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Preface
This thesis is submitted in partial fulfillment of the requirements for obtaining the Ph.D. degree
at the the Technical University of Denmark, DTU Elektro, Centre for Physical Electronics. The work
was carried out from July 2005 to April 2009 including 9-month period of leave. The project has
been supported by Pulse MEMS ApS (former Sonion) and the Ministry of Science Technology and
Innovation (Ministeriet for Videnskab Teknologi og Udvikling) under the Industrial PhD Programme
(http://en.fi.dk/research/industrial-phd-programme). The topic of the thesis is the design of CMOS
preamplifiers for condenser microphones. The work on the thesis has been accomplished under the su-
pervision of the company supervisor Lars J. Stenberg, Ph.D. and the university supervisor Prof. Erik
Bruun. The thesis was started under supervision of Prof. Pietro Andreani. In the last three months
of the project Pirmin Rombach, Ph.D. took over the role as company supervisor, due to a change of job.
Abstract
The topic of this thesis is the design of CMOS preamplifiers for condenser microphones. Increasingly
popular type od condenser microphones are MEMS (micro-electro-mechanical) microphones which pose
a stringent requirements to the design of the interface electronics among other due to their increased
noise. Besides that, as MEMS microphones are easy to integrate with the CMOS circuitry, CMOS
circuit design gains importance because it can contribute to the overall improved performance of the
system by introducing extra functionalities.
Possible methods of sensing a signal from the microphone are investigated and explained in this
thesis. The method resulting in the overall best performance has been chosen for implementation.
Due to the fact that the electronics noise performance is an important factor for minimization of
the overall noise of the system, with 1/f noise dominant at low frequencies and increasing with CMOS
technology shrinking, the investigation of 1/f noise in CMOS has been done and is explained along
with measurement results in the second part of the thesis. In the third part, the knowledge about the
transistor noise previously obtained has been applied to a problem of noise optimization of a CMOS
interface for a capacitive sensor.
Finally, in the fourth part, a novel preamplifier designed demonstrating a concept of differential
operation of two microphones biased with voltages of opposite polarities has been described. The
amplifier shows how accompanying electronic circuitry can be used to enhance performance of MEMS
microphones. A new enhanced performance microphone chip-scale package (CSP) with two microphone
dies and the CMOS amplifier has been assembled being the microphone with several dB higher signal-
to-noise-ratio comparing to the existing microphone products on the market. Due to the compact
packaging it occupies a small area as well.
i
Resumé
Emnet i denne afhandling er design af CMOS forstærkere for kondensatormikrofoner. MEMS
(mikro-elektro-mekanisk) kondensatormikrofoner vinder stadig større udbredelse, fordi de er små, bil-
lige og lette at integrere med CMOS elektronik, hvorved der kan opnås ekstra funktionalitet og bedre
performance. Imidlertid stiller denne kondensatortype øgede krav til interface elektronik, blandt andet
på grund af mikrofonens støjegenskaber.
Mulige metoder for at detektere signalet fra en kondensatormikrofon er undersøgt og forklaret i
denne afhandling. Den metode, som giver de bedste resultater mht. støj-egenskaber, er blevet valgt
ved implementering af en eksperimentel forstærkerkonstruktion.
Forstærkerens egenstøj, især 1/f støjen ved lave frekvenser, er et betydeligt støjbidrag i det sam-
lede system, og derfor er 1/f støjen i MOS transistorer undersøgt både teoretisk og eksperimentelt i
projektet. Resultaterne heraf er præsenteret i afhandlingens del to, og i afhandlingens tredje del er de
opnåede resultater anvendt til optimering af en forstærker for kapacitive sensorer.
I afhandlingens fjerde og sidste del beskrives et helt nyt forforstærkerdesign baseret på et koncept
med to mikrofoner, som arbejder i modfase. Hermed opnås forbedrede støjegenskaber for det samlede
system. Systemet er implementeret i en chip-scale pakke (CSP) med to mikrofonchips og en CMOS
chip. Dette system resulterer i en mikrofon med flere dB bedre signal-støj-forhold end de eksisterende
mikrofoner på markedet. På grund af den kompakte pakning, optager denne løsning kun et meget lille
areal.
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1 Introduction
A large market exists for condenser microphones, with more than 2 billion of them produced annu-
ally. The design of condenser microphones is targeted towards applications in high volume consumer
electronic products (mobile phones, cameras, headsets etc.). Condenser microphones will be briefly
described in this thesis. As the signal from a microphone is typically small, they require an accom-
panying electronic circuitry that would provide amplification, impedance conversion and deliver the
amplified signal to the following signal processing circuitry.
A topic of this thesis is the design of CMOS preamplifiers for condenser microphones. CMOS
technology is a widely used technology, with its developments driven by the digital circuits billions
of which are used in computers and other electronic equipment. To be able to integrate as many
functionalities as possible without occupying a large area, transistor devices are getting smaller and
smaller, with a minimum nowadays transistor channel length of 30nm. Minimizing the device size
poses a challenge especially to analog circuit designers due to the fact that with the technology scaling
accompanying decrease of the supply voltage is not followed by a proportional decrease in the transistor
threshold voltage, what makes maintaining a high signal-to-noise ratio a difficult task. Besides that, a
reduction in device size leads to increased 1/f noise.
A similar trend for having small electronic equipment, drives the development of condenser micro-
phones, which are also shrunk to sizes which allow them to be integrated in for example thin mobile
phones. This leads to their increased noise and poses even more stringent requirements to the ampli-
fying circuits. Therefore, this thesis is devoted to investigating methods for an improved amplification
of the microphone signal with respect to current developments in both technologies (condenser micro-
phones technologies and the CMOS technology). As MEMS microphones are easy to integrate with
CMOS, the CMOS electronics gains an increased importance because it can contribute to the overall
improved performance of the system by extra functionalities (for example a digital output) that the
circuits can introduce.
Due to the usually predicted exponential growth and a high potential of the microphone market, es-
pecially for MEMS (micro-electro-mechanical) condenser microphones, a lot of technology development
is going on and there is a tough competition ongoing among the players in the industry that we are
part of. In the light of that, the topic of this thesis is very relevant as the technological improvements
(along with a reduced production cost) can lead to attaining and maintaining a competitive position.
Current Pulse’s microphone products are comparable in performance to the other state-of-the-art
microphones on the market and SiMicTM [1] is still the smallest available silicon microphone. Its
performance summary is shown in Table 1. It is designed to fulfill specifications when used on the
telecom market (mobile terminals mostly) and the microphone membrane radius is 500µm. Other
MEMS microphone products have a similar performance and are targeted for the same market. As
the existing company solution has already a competitive performance, a task to develop a better and
or an original solution than it during this project is not an easy one. In the Table 1 we show also the
specifications for microphones used on the hearing instruments market, which is still covered by the
high quality electret microphones.
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Property Unit SiMic (Telecom Applications) Hearing Instruments
Size mm3 2.33×1.6×0.865
Sensitivity dBV@1Pa, 1kHz -40 -33
SNR dB@1Pa,A-weighted 61 68
Response Hz 20-20k 100-10k
Vsup (range) V 1.8 (1.64-2.86) 0.9-1.5
Isup µA 330 50
PSRR dB >60 >20
THD %@dB SPL, 1kHz 2@104 1@120
Rout Ω 500
Table 1: Summary of properties of Pulse’s SiMic [1] (standard for telecom applications) and specifi-
cations for a hearing instrument microphone.
One of the key properties is that the MEMS microphones are designed with a relatively small
membrane not allowing a very high signal-to-noise ratio. So a desired goal of this project is to design
an amplifier that would lead to an improved performance of the microphone comparing to properties
for telecom application summarized in the Table 1, i.e. to make it closer to fulfilling the specifications
for hearing instruments, the most important of them the signal-to-noise ratio.
In the first part of this thesis, possible microphone signal sensing methods have been explained
and compared in order to investigate which of them would be the best to use as an interface to our
microphone. Due to the fact that the electronics noise performance is an important factor for the overall
noise of the system, and because in the start of this project a technology with a poorly characterized
CMOS transistor flicker noise has been used in the company, the investigation of 1/f noise in CMOS
has been done and is explained in the second part of the thesis. In the third part, the knowledge about
the transistor noise previously obtained has been applied to a problem of optimization of an interface
for a capacitive sensor. Finally, in the fourth part, a novel preamplifier designed demonstrating a
concept of a differential operation of two microphones biased with voltages of opposite polarities [2]
has been described. The amplifier shows how accompanying electronic circuitry can be used to enhance
performance of MEMS microphones and in Fig. 1 a new enhanced performance microphone chip-scale
package (CSP) with two microphone dies and the CMOS amplifier is shown with an Euro. With the
performance improvement due to the use of two microphone dies (a larger membrane area) that our
amplifier allowed new potential markets are a step closer.
2 1 INTRODUCTION
Figure 1: A microphone chip-scale package developed in this project comprising the amplifier and
two MEMS dies beside one Euro coin.
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2 Condenser Microphones
Microphone is a transducer that converts acoustical energy (sound) into electric energy (electric signal)
[1]. A microphone type consisting of two parallel plates forming a capacitor is called condenser,
capacitor or electrostatic microphone. One plate of the capacitor is a fixed, rigid backplate, filled
with holes allowing movements of the air, while the other is a movable diaphragm. Sound vibrations
produce changes of the distance between the microphone capacitor plates changing the value of the
microphone capacitance Cm.
The microphone capacitance is given by
Cm = ε0 · A
d
(1)
where ε0 is the permittivity of vacuum, A and d are a capacitor plates area and a distance between the
plates respectively. A change in the capacitance is thus ∆Cm = Cm∆dd . This change can be detected
or sensed in several ways and needs to be amplified to obtain a measurable signal.
As the voltage V on the capacitor Cm with charge Q is given by V = QCm , when the charge on
the microphone is kept constant ∆Cm = Cm∆VV i.e. a change of the microphone capacitance can be
detected by sensing the voltage from it, ∆V . The microphone sensitivity, S, then expresses the change
in the voltage of the microphone in response to applied sound pressure (Vrms per Pascal at 1kHz) and
is given by
S =
∆Vm
∆P
=
Vb
Cm
· ∆Cm
∆P
=
V b
d
· ∆d
∆P
(2)
A microphone bias voltage is called Vb in the latter formula. A condenser microphone in a constant
charge mode can be represented by an equivalent electrical circuit consisting of a voltage source, i.e.
output from the microphone when a sound pressure is applied Vm in series with its capacitance Cm.
The transduction behavior of a condenser microphone can be predicted by looking at its acous-
tical and electrical behavior. Mechanically the microphone presents a spring mass system where its
displacement, d, is caused by the sound pressure P on a membrane area A and can be be expressed by
F =
P
A
= kd (3)
k is a membrane spring constant [2]. A microphone resonant frequency is
√
k
m , m is the mass attached
to the spring, and the resonant frequency should be larger than the upper audio band frequency of
20kHz.
The acoustical behavior of a condenser microphone can be modeled by a lumped-parameter elec-
trical equivalent circuit. In that analogy a sound pressure p (deviation from the ambient atmospheric
pressure) is analogous to a voltage in an electrical equivalent circuit and a volume velocity U (a volume
of the air moved per unit time) corresponds to an electrical current [3]. An acoustic impedance is then
defined as pressure over volume velocity (Z = p/U). Acoustic compliances which are a measure of a
membrane stiffness are modeled as capacitors, air-mass as inductance and dissipative effects as resistors
[4]-[5]. Similarly to the thermal noise in electric circuits the acoustic resistances generate an acoustic
noise. Microphone noise is an important microphone parameter and is expressed in dB(A) SPL, i.e.
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Figure 2: Pulse’s condenser microphones: ECM and MEMS (the smallest one).
decibels relative to 20µ Pa sound pressure level (SPL) where the noise power spectrum is A-weighted
[6].
Two types of electret condenser microphones exist and will be shortly described: permanently
charged electret condenser microphones (ECM) and MEMS (microelectromechanical) microphones
which are externally biased. In Fig. 2 as an illustration these two types of microphones are shown, a
MEMS microphone is the smallest on the figure with its footprint of 1.6mm× 2.6mm and below one
millimeter in hight.
2.1 Electret Condenser Microphones (ECM)
Electret microphones are condenser microphones that use electret, permanently electrically charged,
or polarized ferroelectric material to provide a charge on the microphone capacitor. A charge from the
electret corresponds to a microphone bias voltage of several hundreds of volts and will not decay for
long time if used under non-extreme conditions. The electret can be implemented in several ways (for
example deposited on the membrane or on the backplate), however, the electret condenser microphones
have been in use in principle unchanged for the last 50 years.
A preamplifier traditionally used with electret microphones consists of a JFET transistor buffer.
With the advent of CMOS technology JFET has been replaced by a CMOS transistor. The electret
microphone itself is charged and it doesn’t need an external bias voltage while its amplifier needs a
supply voltage.
Electret microphones are sometimes considered low-cost and low quality microphones, but it should
be pointed out that their reputation of low quality performance microphones is due to the demand to
produce electret cheaply and not because of the inherent limitations of the electret. The best electret
microphones show a very competitive performance. The air gap of an ECM microphone is tens of
microns and its capacitance can be from below 1pF to some tens of pF. The sensitivity of an ECM is
5-20mVrmsPa .
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Figure 3: A MEMS microphone die cross section and a microphone equivalent circuit.
2.2 MEMS Microphones
MEMS microphones are a relatively new application of MEMS i. e. micro-electro mechanical technol-
ogy with their development started in mid-nineties [1]. The first MEMS microphone products on the
market appeared about a decade later and it is still relatively new and not as mature technology as
CMOS. MEMS microphones consist of a stiff backplate with damping holes, and a flexible membrane
as shown in Fig. 3. The damping holes let the air flow through the backplate and act as a buffer
balancing the pressure difference when the membrane moves.
A MEMS microphone capacitor plates are built on the top of a silicon wafer by using MEMS tech-
nology that allows creation of small mechanical structures on the surface of a silicon wafer. Similarly
to creating semiconductor devices in silicon, MEMS microphone capacitor plates are formed from a sil-
icon wafer by deposition and removal of semiconductor materials. Two MEMS technologies exist: bulk
micromachining that is used to etch structures on silicon, and surface micromachining that involves
depositing layers of polysilicon to create structures. Both of them are used for creation of Pulse’s
silicon microphone which is shown in Fig. 4; on the left a MEMS microphone die with 500µm radius
is shown when looking into its backplate and to the right a cross-section of a MEMS microphone with
removed membrane, where it is possible to see the microphone sound inlet (membrane is normally
placed where the sound comes from) and the microphone back-chamber. The back chamber is part of
the silicon substrate that the microphone die is flip-chip mounted to. Thickness of the membrane is
0.5 µm.
Contrary to an ECM, a MEMS microphone needs an external bias voltage that will provide charge
between the plates. That charge is normally generated by an external bias voltage generated on-chip
from a power supply by a CMOS circuit called voltage pump, charge pump [7] and can be removed
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Figure 4: Left: Pulse’s MEMS microphone die looking into its backplate. Right: A cross-section of
the chip-scale package with removed microphone membrane.
during microphone inactivity. In Fig. 3, the external bias voltage is denoted Vb. A first approximation
microphone equivalent circuit (Vm in series with Cm) is shown in Fig. 3 as well. More detailed,
parasitic capacitances and resistors have to be taken into consideration. In the microphone used here,
a leak resistor exists between the membrane and the backplate and between the backplate and the
substrate and there are parasitic capacitances between the membrane and the substrate and between
the backplate and the substrate.
Microphone sensitivity increases with microphone bias voltage (2) and the nominal bias voltage for
the microphone used is around 10V. Capacitance of the microphone used is around 5pF. The air gap
of MEMS microphones is smaller than ECM, it is a couple of micrometers, as the voltage of ECM is
much larger than the voltage of a MEMS microphone. Sensitivity of MEMS microphones is typically
3.5-10mVrmsPa
Tradeoffs in the design of MEMS microphones are numerous, for increasing the microphone sen-
sitivity low stiffness of the membrane is needed as well as a thin membrane. On the other hand, the
resonant frequency of the microphone should be above 20kHz and therefore the designed structure can
not be too soft. The membrane has some residual stress and the microphone packaging is also a source
of residual stress and both need to be taken into consideration. Another phenomenon related to the
microphone membrane is its collapse or pull-in voltage. With increased bias microphone sensitivity
increases and the membrane deforms until this critical voltage is reached and after that the growth of
electrostatic forces between the capacitor plates due to the bias voltage becomes dominant over the
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Design Parameter Low Value High Value
Membrane Mechanical Stress
+ low noise + low distortion and high SPL
- collapse -high noise level
Air Gap Thickness
+ low bias voltage needed + low distortion and high SPL
- collapse -low capacitance and high loss
Table 2: An example of tradeoffs in the design of MEMS microphones [4].
linearly increasing mechanical restoring forces [4] and the membrane quickly sticks to the backplate.
For restoring a proper operation again, the microphone needs to be discharged to zero Volt, which can
be done by a circuit such as the one described in [8].
Microphone sensitivity increases with an increased microphone area, but a small area is desired
because of the requirement for low microphone price and demands on the market for devices that
can be placed in a small volume. Therefore, a MEMS microphone diaphragm is usually below 2mm.
With a decreased microphone area microphone noise increases and for MEMS microphones, microphone
thermomechanical noise even dominates noise of the accompanying electronic circuitry [9]. Microphone
signal-to-noise ratio (SNR) is a microphone signal (1kHz@1Pa) divided by the microphone A-weighted
noise and is constant as a function of bias. In [10] it has been shown that lower noise and higher
sensitivity can be achieved with a smaller membrane areal density (membrane mass per unit area).
A small microphone area is a good property concerning its frequency response due to the fact that
the microphone is much smaller than the smallest audio band wavelength (17mm). The influence of
the microphone package on the frequency response should be taken into consideration as well. For the
microphone used here the lumped element model with analytical expressions for all of its acoustical
elements exist as internal data as well as a full microphone equivalent electrical circuit, but a detailed
study of the condenser microphone is beyond the scope of this project. Just as an illustration of the
microphone design task, some of the design trade-offs are shown in Table 2 based on internal data [4].
An electrical model of the microphone has been used for simulations during circuit design.
MEMS microphones are very suitable for integration with electronics and besides a CMOS preampli-
fier are often supplied with an A/D converter providing a digital output. There are ongoing discussions
in the MEMS community about the advantages of integrating CMOS circuitry and MEMS microphone
on the same die. At the moment most of the manufacturers produce separate dies and the price of a
completely integrated solution might still be higher, design time longer and yield reduced comparing to
a separate dies solution [11]. So majority of nowadays MEMS microphones solutions [12]-[17] consist
of two dies: a MEMS microphone die and a CMOS amplifier die connected with bond wires and placed
in a Faraday cage (covered with a lid) with a standard size 4.72×3.76×1.25mm3. [18] offers a solution
with a MEMS die and a CMOS die without the inter-die wirebonds in a standard CMOS package that
occupies 2mm× 2mm.
Pulse’s microphone products [19] are packaged using a chip-scale packaging technique (CSP) con-
sisting of the MEMS microphone chip and the CMOS chip that are flip-chip mounted onto a silicon
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Figure 5: A new microphone with two MEMS dies developed in this project: the size of its chip scale
package (CSP) is 2.6mm×3.2mm×0.865mm.
substrate. Contacts between the microphone and the amplifier in the CSP are provided through con-
nections on the substrate with minimal parasitic capacitances. Pulse’s analog microphone SiMicTM
CSP occupies 2.33mm×1.60mm only and it has long been far the smallest among all the other MEMS
microphones on the market. In Fig. 5 a chip scale package for two microphone dies that has been
developed as a part of this project is shown. It occupies a double size of a Pulse’s digital microphone
product with dimensions 2.6mm×1.6mm×0.865mm and shows a very competitive signal-to-noise ratio
as it will be explained in this thesis.
2.3 MEMS Microphones on the Microphone Market
More than 2 billion microphones are produced annually, most of them of ECM type, and 650 million of
them is used in cell phones only [20]. The number of microphones produced is growing end the devel-
opment is driven by a wish for better performance in mobile communications, and therefore multiple
microphones solutions combined with associated signal processing are gaining interests. However, the
component price is a key factor on the high volume electronics market and the microphone price is set
by Asian suppliers of low-cost ECM microphones [11], so despite the advantages, to attain own share
of the market, MEMS microphones need to be both price and performance competitive.
During the last decade, MEMS technology has found its application in a number of industries. One
example are MEMS accelerometers widely used for airbags in the automobile industry. Target markets
for MEMS microphones are high volume consumer electronics products such as mobile phones, cameras,
PDAs (personal digital assistant), headsets etc. The size of cell phones has continuously been getting
smaller and the number of new features increasing requiring smaller components and components that
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can be integrated. ECM microphones for portable devices are typically 6mm in diameter and the
smallest ones have been shrunk down to 4mm, with height 1-2mm [21]. Further size reduction will
lead to reduced performance in sensitivity, frequency response and noise and is unlikely to happen as
the technology limits have been reached.
MEMS microphones are significantly smaller than the smallest ECM and that is one of the reasons
stimulating the development of MEMS microphones. They fill up less area and are significantly thinner
what allows them to be mounted in modern thin mobile phones. Another driving force for the use
of MEMS microphones is that they can be surface mounted. Comparing to them, the electret of the
ECM microphones can not withstand high reflow temperatures and they are mounted in a socket that is
soldered to a circuit board. MEMS microphones are sometimes even addressed as ’reflow mics’ because
of their solder mounting. An advantage of the surface mounting is that an automatic pick-and-place
equipment is used what contributes to cost savings. The third advantage of MEMS microphones over
ECM is that the MEMS technology is compatible with widely used CMOS electronics and the two
can be easily integrated leading to an enhanced performance of the microphones and the microphones
with new functionalities such as a digital output. Using MEMS microphones eases applications with
multiple microphones on a singe chip as well allowing directionality.
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Figure 6: MEMS microphone voltage sensing principle.
3 Condenser Microphone Sensing Principles
3.1 Constant Charge, Voltage Sensing
When the charge of a condenser microphone is kept nearly constant and as the capacitance changes due
to the incoming sound wave this change will be reflected in the change of voltage across the capacitor.
This voltage change needs to be amplified and the microphone is, as shown in Fig. 6, connected to the
input of an amplifier. To provide a DC path to ground at the amplifier input a very high resistor is
needed and can be implemented in several ways. A traditional solution is using diodes as shown in
Fig. 6. The capacitance of the microphone Cm and the bias resistor Rb form a high pass filter and the
transfer function is
A(s) =
Vout
Vm
= A
Cm
Cm + Cp + Cin
s
s+ 1Rb(Cm+Cp+Cin)
(4)
The cut-off frequency given by 1Rb(Cm+Cp+Cin) should be well below the lower frequency of the audio
band (with Cm=5pF, a cut-off frequency below 20Hz is obtained with Rb larger than 1.6GΩ). Cp is
a parasitic capacitance that might exist from the interface node to ground and Cin is the amplifier
input capacitance. Cc is a large capacitor used for DC decoupling of the MOS circuit from the high
microphone bias voltage. The amplifier gain A is close to one for a source-follower and GmRout for a
common-source and OTA amplifiers (Gm and Rout are the amplifier transconductance and the output
resistance respectively).
The resistor used for biasing has to be very large also not to influence the noise performance of
the microphone. Any leakage current and the parasitic capacitance at the sensitive high-impedance
microphone-preamplifier interface node is undesirable as they lead to an increased noise and a reduced
output sensitivity. These are some of the critical issues making the design of a microphone preamplifier
a challenging task. Clearly due to these issues packaging and interconnection of the microphone sensor
is of crucial importance. In Fig. 6 it is assumed that a MEMS microphone is used, as its bias voltage
Vb is shown; for an ECM microphone, a principal schematics would be the same just without the bias
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Figure 7: The current from a JFET with an ECM is sensed to improve PSRR in [30].
voltage and with the microphone capacitor plate connected to ground.
The noise of the system can be calculated by including the noise models for the amplifier, micro-
phone and the resistor [22] (will be discussed in details in this thesis), and neglecting the bias resistor
Rb input noise power spectral density (PSD) ( 4kTRbω2C2m ), the signal-to-noise ratio (SNR) is
SNR = 20 · log Vm√
V 2n,m + V 2n,in,amp,rms
(
Cm+Cp+Cin
Cm
)2 (5)
where Vm is the microphone signal, Vn,m the microphone noise and Vn,in,amp,rms the input referred
noise of the amplifier. As a single ended input amplifier (a single transistor interfacing the sensor) has
minimal noise [23], the highest SNR can be achieved by using it.When calculating the SNR, microphone
voltage and microphone noise values are in rms units. They are per default specified in this way.
As an example we can calculate the SNR using (5) with the following data: microphone output
signal Vm = 4.2mVrmsPa , microphone noise Vn,m = 2.5µVrms, Cm + Cp ≈ Cm and amplifier input
referred noise including its thermal and flicker noise contribution in the the A-weighted audio band
Vn,in,amp,rms = 0.7µVrms,A. Knowing that the amplifier is optimally biased when its input capacitance
Cin is close to Cm+Cp we get SNR=63.3dB. The SNR with zero microphone noise is 69.4dB. Current
consumption for the transconductance chosen is below 100µA. As an important fact, we mention
that the transistor rms noise Vn,in,amp,rms = 0.7µVrms,A used in calculations is close to the limits of
nowadays CMOS technologies what will be shown in this thesis.
The amplifier in the voltage sensing solution can be a differential amplifier or a single transistor
amplifier. Most commonly used solution for ECMs was a JFET source follower. Examples of micro-
phone preamplifiers using a JFET can be found in [24]-[25]. In [24] an ECM microphone is connected
to the input of a single JFET source follower and in [25] a quasi differential structure has been used,
where the first stage, a branch with a microphone amplified by a JFET is duplicated with a dummy
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Figure 8: A typical capacitive feedback amplifier, DC biasing is provided by diode connected tran-
sistors.
capacitor at the second input and the outputs of the two branches are fed to the inputs of a differential
bipolar amplifier. In both examples diodes are used as resistors. One of disadvantages of a JFET is its
leakage current which is in the order of 10−9A and increases with temperature. Other disadvantages
are a low voltage gain and large variations of IDSS from one device to the other. Majority of nowadays
integrated circuits are made using submicron CMOS technology and JFET is practically obsolete.
A single transistor CMOS source-follower amplifier implementations for an ECM can be found
in [26]-[27] using diodes or diode-connected transistors for biasing the input transistor. In [7], [28]
MEMS microphones are interfaced with a CMOS source follower. A single transistor implementation
is preferable solution for achieving low-noise, but as it is known that it has a low power supply rejection,
attempts have been made for its PSRR improvements. In [29] PSR of an ECM amplifier is enhanced by
stacked depletion devices and in [30] PSRR is improved by sensing and amplifying a current of a JFET
amplifier of an ECM by an additional CMOS circuitry as shown in Fig. 7. The DC voltage drop in the
feedback load Rf is proportional to the DC output current of the amplifier and is regulated to zero
by canceling the microphone buffer’s DC current with the feedback DC current from the transistor M.
This feedback loop is slow as is the microphone bias current and as the slow DC currents are subtracted
from each other, only AC current is sensed by the fast amplifier A.
Differential CMOS preamplifiers for an ECM are described in [31]-[32] and in [33] for a MEMS
microphone all having a single ended output and with a standard diode biasing. In [34] gm of an OTA
is used as a high resistor for biasing and the following OTA used for amplification provides a differential
output current of the ECM preamplifier. In [35]-[36] a DDA (differential difference) amplifier with two
differential inputs and a single ended output has been used [37] where the first input is used for
amplifying the signal from the ECM and the second for providing the DC voltage at the output of the
amplifier.
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Figure 9: Microphone preamplifier with two loops. The feedback loops sets the DC output voltage
and provides a non-zero DC voltage at the main amplifier input.
For providing a well defined gain, increase in bandwidth, and a controlled input/output impedance,
amplifiers are typically used with a feedback [38]. A commonly used capacitive feedback voltage
amplifier shown in Fig. 8 is used among other for neural recording applications [39]. Biasing of the
output is done by using two MOS bipolar elements presenting a resistor Rb. The transfer function of
the circuit is
A(s) =
Vout
Vm
=
−sCm
Cf
(
s+ 1CfRb
) ≈ −Cm
Cf
(6)
where Cf is the feedback capacitor. The signal-to-noise ratio is
SNR = 20 · log Vm√
V 2n,m + V 2n,in,amp,rms
(
Cm+Cp+Cin+Cf
Cm
)2 (7)
which is lower than (5) and depends on the Cf value chosen for the desired gain. The resistor noise
should be added and is the same as in the previous case; Cin is the amplifier input capacitance. The
cut-off frequency of the amplifier ( 1CfRb ) determined by the bias resistor has to be lower than 20Hz.
In the neural recording application design from [39] the THD at the output is 1% for 16.7mVpp input
signal (and gain 40dB) and as the typical signal from the microphone for the maximum sound pressure
level is much larger than this value (20 times the microphone output voltage for 1Pa input SPL, i.e. 20
times 4.2mVrmsPa ), it can be expected that the THD would be rather high if the same amplifier was used
as a microphone preamplifier. A similar explanation for not using this basic topology as a microphone
preamplifier in voltage sensing can be found in [40] where it is explained that if a diode was used
to set the DC level of the output, the signal on the output would be seen directly by the diode and
at the amplifier input and a severe nonlinearity would be produced. This has been confirmed in our
simulations, although not much time has been devoted to investigating if a solution for using this
topology can be found.
For these reasons in [40] a two-feedback solution has been proposed, one extra feedback was used for
setting the DC voltage at the amplifier output (called servo feedback) and providing a low-frequency
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cut-off along with a standard capacitive feedback, what evolved to a solution with a DDA in [35]. A
similar solution has been explained in [31] and is shown in Fig. 9 where the main amplifier amplifies
the signal from the microphone and the feedback amplifierA2 provides the DC voltage at the output.
With the DC bias feedback loop shown, higher voltages than zero Volt can be established at the gates
of the preamplifier input transistors; to obtain a proper frequency response (cut off frequency below
20Hz and a flat frequency response in the audio band), a filter structure similar to the one shown in
Fig. 9 is needed at the output of the feedback loop. The resistors in the filter structure are large and
can be implemented by using back-to-back diodes as suggested in a similar topology in [41].
Due to large resistor values, microphone preamplifiers are prone to a long start-up time [31], [40]
and [41] and must be carefully designed. Care should be taken about the THD of these circuits
especially when using non-linear devices such as diodes as well. Using a differential amplifier for signal
amplification it is possible to achieve enhanced amplifier performance, however a single transistor
amplifier as an interface to the microphone is sometimes preferable because of lower noise. In [42] a
design of a ∆Σ modulator interface for an ECM is described.
3.2 Constant Voltage, Charge Sensing
Preamplifiers described by now can be used for sensing a microphone output in a constant charge
mode, that is its open-circuit voltage. If an electret microphone inputs are short-circuited it is possible
to sense its short-circuit current, that is the microphone is in a constant voltage mode. Amplifiers
operating on a current level in BIMOS and Bipolar technology from [43]-[44] are used as preamplifiers
for electret microphone when the current sensing principle is used (short-circuit current sensed).
A similar method for a read-out of a capacitive sensor, when its voltage is constant, is the charge-
change sensing using a so called charge amplifier (∆Q = Vb∆Cm). Charge sensitive amplifiers are
used for interfacing CCD (charge-coupled imaging devices), radiation detectors and other. A low-
noise performance is a critical issue in designing such amplifiers and they are described in general in
[45], in [46] in connection with a differential micromechanical capacitive gyroscope and in [47] for a
micromachined ultrasonic transducer. A design of a charge amplifier interfacing a MEMS microphone
is described in [48]-[49] and will be explained here.
In all charge amplifier applications a voltage over the sensor has to be kept constant and in [48]
this is done by a MOS bipolar feedback element (low cut-off frequency is 1CfRb ) in the same way
as shown in Fig. 8 and by using a floating-gate amplifier [50]-[51] in the solution for a capacitive
ultrasonic sensor. However for the MEMS microphone in the same work and using the same floating
gate amplifier topology a charge adaptation scheme using Fowler-Nordheim tunneling and channel
hot-electron injection mechanism [52] has been used for stabilizing the output DC voltage providing
at the same time the cut-off frequency of 0.2Hz.
The charge-sensitive amplifier from [48] is shown in Fig. 10 along with the floating node charge
adaptation circuit consisting of a tunneling junction and an indirect injection pFET transistor. For-
mulas for a charge amplifier circuit analysis explained in [48]-[49] will be shown here. The DC voltage
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Figure 10: MEMS microphone charge sensitive amplifier with the charge adaptation circuit from [48].
of the charge amplifier is
Vout = −VbCm +Q
Cf (1 + ρ)
(8)
where ρ = CTCfA1 , CT = Cm + Cp + Cin, Cin is the amplifier input capacitance, A1 is the amplifier
open loop gain A1 = GmRo, Gm and Ro are the amplifier transconductance and the output resistance
respectively and Q charge on the floating node. The factor 1+ρ is due to the non-ideality of the opamp
and when A1 >> CTCf , Vout ≈ −
VbCm+Q
Cf
. Therefore, the output DC voltage can be set at midrail by
either adjusting the non-inverting terminal voltage if the floating-gate charge is fixed, or by adjusting
the floating gate charge according to the output voltage. It is further explained in [48] that without
the charge adaptation scheme, the adjustments can be done from outside although that is not stable
as the floating nodes are very sensitive causing the output to saturate. It can be seen that the output
from the charge amplifier increases with increased bias voltage Vb and decreased Cf .
The transfer function is calculated as
A(s) =
Vout(s)
Cm(s)
= − Vb
Cf (1 + ρ)
· 1− s
Cf
Gm
1 + sτ
(9)
The time constant of the circuit is τ = CeffGm(1+ρ) , Ceff =
(CoCT−C2f)
Cf
and Co = CL +Cf . Usually, Cf is
much smaller than the load capacitance CL and than the Cm. The pole frequency ( GmCeff ) is larger than
20kHz and the frequency of zero due to the feedback capacitor is much larger than it. It is reported
that the effective feedback resistance caused by the charge adaptation scheme is around 1012Ω and the
lower cut-off frequency due to it is much below 20Hz. Thus the time constants of the charge amplifier
approach are large similarly to when voltage sensing of the microphone is used. For a high amplifier
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Figure 11: A small-signal model of the charge amplifier for noise analysis.
gain
A(s) =
Vout(s)
Cm(s)
= − Vb
Cf
· 1− s
Cf
Gm
1 + sCeffGm
(10)
Using the schematics shown in Fig. 11, the output noise power spectral density of the charge
amplifier can be calculated as
V 2n,out(f) =
(
CT
CfGm
)2
· i
2
no
1 +
(
2pif CTCfGm
(
CTCf
CT+Cf
+ CL
))2 (11)
and it is further more integrated in the whole band from dc to infinite frequency (assuming that the
thermal noise is dominant) giving an rms value equal
V 2n,out,rms =
i2not
4Gm
· CT
CoCf
(12)
where i2not is the amplifier output thermal noise. The same result has been obtained in [53] in connec-
tion with the noise analysis of switched capacitor circuits. Further more, in [48] a maximum output
voltage for a linear operation of the amplifier is calculated assuming that the input differential pair
of the amplifier operates in weak inversion, which is equal ∆Vout,max = CTCf 2UT η where UT and η are
the transistor thermal voltage and the weak inversion slope factor respectively. Then the maximum
dynamic range for a linear operation in [48] is given as
DR ≈ 16U
2
TGmη
2
i2not
· CLCT
Cf
(13)
Using (10) and (12) we can calculate the signal-to-noise ratio (20 · log( VoutVn,out,rms )) neglecting the
microphone noise for simplicity as
SNR =
Vb∆Cm
Vint
√
GmCTCf (1+ρ)
4Co
(14)
where Vint is the amplifier input referred thermal noise.
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For comparing this approach to the voltage sensing approach we can calculate the SNR with the
following data: a capacitance change ∆Cm of the microphone is 2.3fFPa , Vb=10V, Gm = 500 · 10−6S,
Vint =
√
4kT
Gm
0.6µV , Cf = 200fF , CT = 12pF and CL = 5pF ; using (14) the resulting SNR is 36.4dB
when only thermal noise is taken in consideration. As the SNR for a microphone is usually calculated
with A-weighted noise contribution, we have done re-integration of (11) in the audio band including
the A-weighting filter using Maple and the SNR obtained in this way is 51dB; again with thermal noise
only. Clearly the SNR would be lower if the flicker noise contribution was added. In the example with
the voltage sensing amplifier flicker noise was included in the total noise of the transistor. Choosing
another relation between the Cin and Cm +Cp might give a bit better SNR, but this analysis anyhow
shows that the SNR using a charge amplifier with a capacitive feedback is much lower than when using
a voltage sensing method. This is in line with the table summarizing the results from literature shown
in [48]. The work presented there has though a very low current consumption.
The amplifier of the charge amplifier in the analysis can be a simple cascode operational transcon-
ductance amplifier (OTA) (used in [48]), a folded cascode amplifier or a cascode common-source am-
plifier. For two stages amplifier, the dominant pole depends on the compensation capacitance and
the power consumption is larger. Another example of a charge amplifier is described in [45] with a
single-ended input folded cascode amplifier for detection of fast current pulses. In that application and
in switched capacitors charge amplifiers, a reset switch is used in parallel with the feedback capacitor
to reset charges on the nodes.
3.3 Capacitance Change Sensing
We can notice that in the previous two detection methods, a bias voltage is provided to the microphone,
increasing the value of a detectable output signal. In the first case the output signal sensed is a voltage
equal Vb
∆Cm(t)
Cm
and in the second case the output voltage sensed is the microphone charge equal
Vb∆Cm(t). The third method is to sense the capacitance of the microphone i.e. ∆Cm(t).
If a microphone is a part of an LC tank oscillating system (Fig. 12), its capacitance carrying a
sound message Cm(t) = Cm −∆Cmcos(2pifmt) will modulate the frequency of oscillation, fosc, as
fc =
1
2pi
√
LCm(t)
=
1
2pi
√
CmL
(
1− ∆Cm
Cm
cos(2pifmt)
)−1
2
(15)
As the changes of the capacitance are small, we can write for the frequency of oscillation
fc =
1
2pi
√
CmL
(
1 +
∆Cm
2Cm
cos(2pifmt)
)
= f0 + kfcos(2pifmt) = f0 + kfm(t) (16)
where
kf =
f0∆Cm
2Cm
(17)
is a frequency sensitivity of the modulator with a dimension of HzPa .
So the oscillator will produce a frequency modulated (FM) signal Vs(t) carrying the modulating
sound wave given by
Vs(t) = Accos
(
2pif0t+ 2pikf
∫ t
0
m(t)dt
)
= Accos
(
2pif0t+
kf
fm
sin(2pifmt)
)
(18)
18 3 CONDENSER MICROPHONE SENSING PRINCIPLES
LR
Cm
Ib
Vs+Vs-
Figure 12: FM modulation of a microphone signal using an LC tank CMOS oscillator.
The FM modulated signal can be demodulated i.e. the original microphone signal recovered by
using a demodulator. FM demodulation can be done in several ways for example by using a frequency
discriminator or by using a PLL (phase-locked loop) [54]-[55].
Some standard large size audio equipment microphones are based on the principle of having a
condenser as part of a resonating circuit. FM systems are also shown to make the speech more
accessible to persons with a hearing impairment; when a speaker talks into a transmitter that FM
modulates a sound signal, which is broadcasted to the listener’s receiver, the strength and clarity of
the signal received by the listener with a hearing impairment is enhanced because the FM system filters
out the background noise [56]. Depending on the specifications based on application and purpose of
an FM modulated microphone, several aspects have to be considered. We will describe some of them
in a first order analysis.
From a basic telecommunication theory a frequency modulation index is defined as the ratio of
the maximum frequency deviation (∆kf ) and the modulation frequency fm, i.e. β =
∆kf
fm
[54]. This
number tells us about how many side-frequencies can be found in the spectrum of the FM signal.
Therefore a rule exists about the required bandwidth for a transmission of FM waves (a sufficient
number of side-frequencies should be transmitted) and it is called Carlson’s rule. According to it the
transmission bandwidth is B = 2∆kf (1 + 1β ). In some countries, the maximum value of frequency
deviation is fixed to 75kHz for a commercial broadcasting by radio. With fm for an audio signal of
15kHz, this gives β = 5 and B=180kHz.
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As
β =
∆kf
fm
=
f0∆Cm,max
2Cm0fm
(19)
the oscillation frequency f0 is determined by the requirement for β and can be calculated for our
case knowing that the peak ∆Cm,max for 20Pa sound pressure level is 20 × ∆Cm ×
√
2 = 20 × 2.2 ·
10−15mVrmsPa ×
√
2; with Cm = 5.6pF this gives f0=13.5MHz.
Further more, the telecommunication theory applied to a discriminator type FM receiver [54] says
that in the case of a high carrier-to-noise ratio (average carrier power divided by average noise power
in bandwidth of the modulated wave at the receiver input), the signal-to-noise ratio at the output is
SNRout = 32β
2SNRch, where SNRch is the signal-to-noise ratio of the channel between the modulator
(transmitter) and the demodulator (receiver).
These figures of merit have to be taken into consideration in the non-trivial analysis of the choices
of building blocks of an FM system. Leaving the noise issues of the PLL and demodulation problems
aside, we will start the analysis by discussing design issues of an oscillator for our microphone.
Several attempts to integrate different types of capacitive sensors in an RC or ring oscillator circuit
with an FM output can be found in literature [57]-[61] and there is research ongoing about making
resonant circuits (RLC circuits) using MEMS technology [62]-[65]. An idea for having a capacitive
microphone in an LC tank differential MOS oscillator is registered in [66] and a resonator circuit in an
LC tank is proposed in [67]. In [57] a MEMS microphone has been integrated with a CMOS RC-type
oscillator.
3.3.1 FM Modulation using an LC Tank Oscillator
An LC type oscillator is shown in Fig. 12 and its frequency of oscillation f0 is given by (16). Choosing
the oscillation frequency of 13.5MHz, for the calculated β = 5, we can calculate that with a 5.6pF
microphone capacitor, the inductance should be 248nH which is an unacceptably high value for integra-
tion. We will continue the analysis assuming that a high frequency oscillator in a technology available
was used similar to GHz examples from [68]-[69] and return to the 13.5MHz example afterwards.
The phase noise of an oscillator circuits is a widely studied phenomenon [70]-[73]. The phase noise
in the 1/f2 region due to the transistor thermal noise (i2D = 4kTγgm∆f) of the oscillator from Fig. 12
is calculated in [68] as
L(∆f) = 10 · log
(
kT (γ + 1)
4A2cC2mR4pi2∆f2
)
(20)
where k is Boltzmann constant, T temperature, γ channel thermal noise factor, Cm microphone capac-
itance, R tank resistor, ∆f offset from the resonant frequency and Ac oscillator amplitude Ac = IbRpi
with Ib oscillator bias current.
The SNR of the frequency modulated microphone can be calculated in the following way. Differ-
entiating (18) one obtains
dVs(t)
dt
= −Acsin
(
2pif0t+ 2pikf
∫ t
0
m(t)dt
)
· (2pif0 + 2pikfm(t)) (21)
The detected signal from the microphone is then
sig(t) = 2pikfm(t) (22)
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The noise of the oscillator is calculated without the microphone signal; with phase noise ϕ(t) we have
Vs(t) = Accos (2pif0t+ ϕ(t)) (23)
dVs(t)
dt
= −Acsin (2pif0t+ ϕ(t)) ·
(
2pif0 +
dϕ(t)
dt
)
(24)
and
noise(t) =
dϕ(t)
dt
(25)
However
ϕ(t)⇔ 2L(∆$) and dϕ(t)
dt
⇔ 2(∆$)2L(∆$) (26)
Noise power is then calculated as
Pnoise = 2
∫ ∆fmax
∆fmin
(∆$)2L(∆$)∆f (27)
which is for phase noise in the 1/f2 region, L(∆$) = α
(∆$)2
Pnoise = 2
∫ ∆fmax
∆fmin
α∆f ≈ 2αfm (28)
where fm is the maximum frequency in m(t). The SNR of an FM modulated microphone is from
previous
SNR =
2pikfrms√
2fmα
(29)
Than using (20), the SNR of a microphone FM modulated in an LC oscillator is
SNR =
2pi fo∆Cm2Cm√
2fm
kT (γ+1)
4A2cC
2
mR
(30)
or alternatively written as
SNR =
∆Cm
2fmCm√
2kT (γ+1)
4A2cCmQf02pifm
(31)
where Q is the quality factor of the oscillator.
We can now calculate the SNR with the following data ∆Cm = 2.3fFPa , Cm = 5.6pF , fm = 15kHz,
transistor working in saturation with γ = 23 . For the oscillator parameters we choose 2GHz oscillating
frequency (L = 10−9H), Q=10 and IB = 1mA, this will give 60.7dB SNR. If we increase the current
to IB = 4mA, we will get an SNR of 72.8dB. The calculated value is without the tail current noise
and assuming that the phase noise spectrum is in the 1/f2 region; in 1/f3 region, the noise will be
greater and is not taken into account in this first order analysis. Similarly for oscillations at 13.5MHz
and with a non-integrated inductor of 248nH, with IB = 500µA, the SNR will be 76dB.
Two other commonly used types of oscillators are ring and relaxation. Oscillation frequency of a
ring oscillator is inversely proportional to the sum of delays from each invertor building the oscillator
and modulating the load capacitance of one of the invertors would give low sensitivity of the microphone
signal modulation besides the known poor phase-noise performance of ring oscillators comparing to LC
tank oscillators [71], [74]. We will therefore skip the analysis of ring oscillators and look at a relaxation
oscillator.
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Figure 13: FM modulation of a microphone signal using a relaxation oscillator.
3.3.2 FM Modulation using an RC Oscillator
A typical relaxation oscillator with its respective waveforms is shown in Fig. 13 and its behavior and
noise analysis are explained in [74]. The oscillator is composed of a Schmitt comparator in an RC
feedback loop. While LC oscillators are lossless in RC oscillators the resistor noise poses a limit to
the minimum achievable phase noise. Operation of the oscillator from Fig. 13 is explained as: during
the first half of the period, the capacitor voltage changes exponentially from V1 to V2 which are the
two comparison levels. The duration of the first half of the period is T1c = 2piRCm(t) · ln
(
VDD−V1
VDD−V2
)
.
Similarly, the duration of the second half of the period is T2c = 2piRCm(t) · ln
(
V2
V1
)
and the frequency
of oscillation is
fc =
1
Tc
=
1
T1c + T2c
=
1
2piRCm(t) · ln
(
VDD−V1
VDD−V2 ·
V2
V1
) (32)
With a variable microphone capacitance we can calculate the FM microphone sensitivity from
fc =
1
2piR · ln
(
VDD−V1
VDD−V2 ·
V2
V1
)
Cm(1− ∆CmCm cos(2pifmt))
= f0 + kfcos(2pifmt) = f0 + kfm(t) (33)
to be
kf = f0
∆Cm
Cm
(34)
Hz per Pascal, where f0 is the oscillation frequency with the nominal microphone capacitance (no
sound pressure applied).
Further more, assuming that the only noisy element of the RC oscillator is the resistor R, in [74]
the phase noise in the 1/f2 region of a relaxation oscillator is calculated as
L(∆f) = 10 · log
(
kT
4piCmV 2DD
(
1− 2V1n
V 21nln
2( 1V1n − 1)(1− V1n)2
)
f0
∆f2
)
(35)
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Figure 14: A switched capacitor interface to a capacitive sensor.
where V1n is the normalized comparison voltage V1n = V1VDD and V2 = VDD − V1. It has been shown in
the same work that the phase noise is minimal for V1n ≈ 0.24 and equals
L(∆f) = 10 · log
(
5.9f0kT
CmV 2DD2pi∆f2
)
(36)
We can than calculate the maximum signal-to-noise ratio that can be achieved using an RC oscillator
in the same way as for the LC oscillator to be
SNR =
f0∆Cm
Cmfm√
2·5.9f0kT
CmV 2DD2pifm
(37)
Choosing f0 = 13.5MHz, VDD = 1.8V and the rest as earlier, we obtain an SNR of 55dB (R is
916Ω). With the frequency of oscillation 1GHz SNR is 74dB (R is 12Ω).
3.4 Switched Capacitor Interface to Capacitive Microphone and Dynamic Offset
Cancelation (DOC) Techniques
Switched capacitor (SC) circuits are well suited for use in connection with digital circuits, because
they work with sampled signals they can be easily combined with A/D convertors and digital signal
processing circuits. For an example of a switched capacitor amplifier refer to [38]. In some applications
(MEMS accelerometer, angle detector etc.) capacitive sensors have been interfaced by using a switched
capacitor charge amplifier [75]-[76]. As switched capacitor circuits rely on quickly transferring charge
from one capacitor to another, it is clear that the interface to the capacitive microphone in this context
should be considered when the microphone is operated in its charge sensing mode. Sampling on the
high impedance nodes in the voltage sensing mode would be unpractical.
A switched capacitor interface to capacitive sensor is shown in Fig. 14. The two capacitances are
shown in the figure Cm1 = Cm +∆Cm and Cm2 = Cm −∆Cm which are switched to voltages Vb and
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−Vb. The switches in the figure are used to reset the charges in phase 1. During the phase 2 the output
voltage becomes
Vout = −Cm1 − Cm2
Cf
Vb = −2∆Cm
Cf
Vb (38)
Remembering that Cm1,2 consist of a fixed capacitance and a variable capacitance, we can see that
the fixed capacitances cancel out and only the small signal differential capacitance change is amplified.
This would not be the case if only one sensor was used without the negatively biased Cm2. Comparing
to the previously explained continuous time charge amplifier approach which processes only a minute
portion of charge, the SC techniques amplify the entire charge on the sensing capacitor, which is the
reason why switched cap interface is used in connection with differential sensors.
Examples exist of MEMS microphones with two membranes, working differentially [77]-[78], how-
ever, they are not in a commercial use due to the high cost of the MEMS process required.
The output referred noise PSD of the switched cap charge amplifier is the same as for the continuous
time charge amplifier with the same topology, and as explained in [79], the PSD of the noise sampled
with frequency fs onto Cm equal
V 2n,Cm =
kT
Cm
· 2
fs
(39)
dominates the input referred noise of the electronic circuit, and as the signal is not larger than with
a continuous time approach with the same sensor, a SC implementation doesn’t lead to any improve-
ments. Therefore when using SC circuits, CDS (correlated double sampling or auto-zeroing) [80]-[81]
is used to reduce DC offset and low frequency noise.
When using correlated double sampling, the schematics in Fig. 14 is sightly modified, an additional
clock phase is added (refer to [76]); at the end of the reset phase, 1 is open and the charge and KT/C
noise is injected onto the summing node, during the error sensing phase, the error is amplified and
stored onto a storage capacitor, during the signal sensing phase, the sense voltages are applied to the
sense capacitors; the amplifier output which contains both the signal and the error is subtracted by
the error previously stored on the load capacitor and the output voltage contains the signal only.
Other complications with SC circuits are noise-folding, clock feed-through and charge sharing and
it is known that although correlated double sampling (CDS) has been used to significantly reduce the
noise, the noise folding and the switch noise still lead to higher noise in an SC sensing circuit than in
a continuous-time sensing circuit at the same power dissipation [82].
Assuming that the flicker noise and the sampled noise are eliminated by CDS, and that the switches
are ideal so that their leakage currents don’t disturb an immediate charge transfer, non of which is the
case in praxis, the highest SNR that can be achieved using the preamplifier from Fig. 14 would be the
same as for the continuous time solution from Fig. 11. To recall, we calculated 51dB in that case with
thermal noise only. So using SC techniques the SNR will never be larger than this and additionally a
differential sensor is needed. More accurately, a switched capacitor circuit noise addressed in [53] can
be calculated by using examples from [83].
By using CDS there is some residual noise and offset and for applications requiring a high precision,
where noise or offset performance is paramount (smart sensors, biomedical amplifiers and similar) a
chopping technique is used [80]-[81]. By using chopping, a signal is modulated, amplified and then
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Figure 16: Switch for square-wave chopper modulation.
demodulated (Fig. 15). A low-pass filter is needed at the output. In this way, the signal is transposed to
a higher frequency where there is no 1/f noise, amplified, and then demodulated back to the baseband.
Using this technique, the noise and the offset are modulated only once and in the ideal situation, the
output signal is left without any offset and low-frequency noise. Comparing to the CDS which is a
sampled data technique and therefore convenient for sampled-data systems, the output signal when
using chopper modulation is continuously available. Signal modulation in chopper amplifiers is done
by using a polarity reversing switches as shown in Fig. 16.
In [82], [84] capacitive sensor interfaces using chopper modulation are explained. In [84] the chop-
ping switches are connected directly to the sensor capacitor and the signal is amplified by the following
SC amplifier while in some other works the multiplication is done after a bandpass amplifier interfacing
the sensor. In general chopper modulation increases a circuit current consumption. The capacitive
sensor interface examples from the literature using SC with CDS and chopper modulation have a rather
low bandwidth. It is also possible to auto-zero a signal after chopper modulation and to do nested
chopping for enhanced performance which is done in nowadays high performance opamps [80].
As explained, switched capacitor circuits (SC) sensing, CDS and chopper stabilization techniques
use switches connected directly to a sensor and it is well known that non-ideal switches, most often
realized using MOS transistors, produce unwanted effects such as clock feedthrough, channel charge
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injection, sampled noise and leakage current.
As we have explained, in the continuous time voltage sensing mode of the capacitive microphone
a very high impedance node between the microphone and the amplifier is extremely sensitive to any
leakage currents and parasitic capacitances and having a switch connected to that node would hardly
lead to any performance improvement. The floating gate node in the time continuous charge sensing
principle is very sensitive to any disturbances as well and has to bee kept constant at any time as
explained, therefore connecting a switch to the microphone is not possible either. However in both
cases, switching is possible at the microphone preamplifier output and if needed noise and offset of the
second stage can be minimized by DOC techniques and further processing done in the time discrete
domain using SC circuits if wanted.
As explained, using switched capacitor capacitance sensing would unlikely lead to improved per-
formance comparing to a continuous time solution (even when using CDS, noise reduction technique
suitable for SC circuits) and it is left to try if a SC circuit would be functional at all in the band of
interests with the microphone parasitics included and with the the non-ideal switching effects.
3.5 Sensing Methods Summary
In this section we have presented possible methods of interfacing a capacitive microphone. All nowadays
miniature ECM and MEMS microphone products use a voltage sensing principle. The classical method
of voltage sensing has as a drawback that a very high impedance has to be realized on chip and the
settling time of these circuits may be relatively long. Further more, for MEMS microphones in the
voltage sensing mode, a high bias voltage has to be generated on-chip and a high impedance isolation
is needed between the biasing circuitry and the microphone. This increases the settling time as well.
Distortion issues should be considered as well in implementations of amplifiers with voltage sensing
because of use of non-linear bias elements. Knowing our technology noise limits, we have calculated
that the maximum achievable SNR using voltage sensing would be around 63dB. As a comparison,
nowadays MEMS microphone products on the market (from datasheets in the literature) have an SNR
of 57dB-62dB.
Other methods of sensing a microphone have been investigated as well. It has been shown that using
charge sensing will not lead to performance improvements regarding the signal-to-noise ratio (SNR) of
a microphone amplifier, which is the most important parameter. Other complications with the charge
sensing is that a method to keep the voltage on the microphone constant should be implemented and
a solution to do it in a robust way has to be found. In the example from the literature shown an
interesting floating gate technique has been implemented with a MEMS microphone, which however
does not seem to be suitable for a reliable operation of a product. Biasing of the microphone is needed
in this method as well and a bias voltage with a low output impedance is needed.
The method of capacitance sensing has been explained. Some studio equipment microphones which
are based on the FM modulating approach exist, but those are probably not integrated solutions.
We analyzed if some improvements when using our MEMS microphones can be achieved in an FM
oscillating system disregarding all the non-ideal effects and assuming that the demodulation is noise-
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free. In practice, if our MEMS microphone was assembled with an oscillator, the quality factor of
that oscillator would be very low due to the parasitics of the sensor. Besides that, depending on
the oscillation frequency required for the subsequent signal processing, for MHz frequencies it would
not be possible to make an integrated solution with an LC oscillator as the size of a coil inductance
is limited. With a typical GHz LC oscillator, the SNR of the FM microphone would be around 60
dB with current consumption around mA, which is already unacceptably high current consumption.
Additionally, demodulation blocks are usually power hungry. Using an RC oscillator, it would be
possible to achieve an SNR of 55dB with MHz oscillation frequency. An advantage of using capacitive
sensing over the other approaches is that a high bias voltage is not needed. Another is that the
complications of using extremely high nonlinear devices for biasing are avoided; as the high resistances
are not needed, the settling time would not be an issue.
For the sake of completeness we have looked at the switched-capacitor implementation of the
microphone interface, assuming that the connecting switches to the microphone would not degrade its
performance and that a differential microphone required is available. The SNR which is possible to
achieve with an SC circuit can in the the best case, when its ficker noise is removed by CDS be equal
to the continuous time charge amplifier with thermal noise only; this is again much lower than with a
voltage sensing solution.
Correlated double sampling and chopper stabilization are normally used for noise critical applica-
tions to reduce flicker noise. Both techniques can be used after the microphone preamplifier, to reduce
the noise of the following circuit. Connecting a chopper switch to the microphone, would degrade
its performance as well as connecting a switch for sampling to the high impedance node between the
sensor and the microphone.
This analysis leads to a conclusion that the most commonly used approach i.e. voltage sensing of
the capacitive microphone is still the best solution allowing a robust operation and the highest signal-
to-noise ratio for an acceptable current consumption. Each of the other investigated methods has
drawbacks which are at the moment unacceptable for a product in operation with the microphone as it
is. The state-of-the art SNR for MEMS microphones is 57dB-62dB and is obtained in the products with
voltage sensing which are currently on the market. No works have been found in the literature which
would give a better result (with typical characteristics of nowadays MEMS dies) with an acceptable
degradation of other properties.
4 Conclusion I
In this part we have given an introduction of condenser microphones. We revealed that a continuing
minimization of condenser microphones and the advent of miniature capacitive MEMS microphones
with an increased noise, calls for improved amplifier circuits with a better noise performance comparing
to the existing solutions. We have investigated possible methods of amplifying a microphone signal.
Due to the increased noise of nowadays small microphones, the signal-to-noise ratio of the microphone
with the amplifier is the key figure of merit and has been calculated for different amplification methods.
We have seen that a traditional voltage sensing solution is the most feasible approach. We point out
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that nowadays microphone designs on the market with an SNR of around 60dB are very close to
the limits of the technology; typically both MEMS die is optimized for having a minimum size with
a minimum acceptable level of noise and the noise of CMOS electronic is close to the limits of the
technology. The latest issue will be investigated in details in the following chapters of this thesis. No
works have been found in the literature that reveal methods to increase the SNR higher than that of
the state-of-the-art microphone products.
28 4 CONCLUSION I
References
[1] P. R. Scheeper, ”A Silicon Condenser Microphone: Materials and Technology,” Ph.D. Thesis, University of
Twente, 1993.
[2] C-I. Lee, H-T. Chien, P-T. Liu, J. M. Chen, ”High Sensitivity Silicon-based Condenser Microphone Design,”
in. Microsystems, Packaging, Assembly and Circuits Technology, pp. 38-41, 2007.
[3] W. M. Leach, ”Introduction to Electroacoustics and Audio Amplifier Design,” Kendall/Hunt Publishing,
ISBN 0-7575-0375-6, 2003.
[4] P. Rombach and P. Scheeper, ”Microphone Modeling Course,” Pulse MEMS Internal Document, 2007.
[5] J-Y. Chen, Y-C. Hsu, T. Mukherjee and G. K. Fedder, ”Modeling and Simulation of a Condenser Micro-
phone,” in. International Conference on Solid-State Sensors, Actuators and Microsystems, pp. 1299-1302,
2007.
[6] A-Weighting Filter, Standard DIN 45412.
[7] M. Pedersen, W. Olthuis and P. Bergveld, ”High-Performance Condenser Microphone with Fully Integrated
CMOS Amplifier and DC-DC Voltage Converter,” J. Microelectromechanical Systems, vol. 7, pp. 387-394,
1998.
[8] L. J. Stenberg, J. K. Poulsen and A. Z. van Halteren, ”Detection and Control of Diaphragm Collapse in
Condenser Microphones,” Patent Application US2006008097A1, 2006.
[9] J. J. Neumann and K. J. Gabriel, ”CMOS-MEMS Acoustic Devices,” CMOS-MEMS, Wiley-VCH, ISBN
3257310800, pp. 193-224, 2005.
[10] J. Neumann, ”MEMS (Microelectromechanical Systems) Audio Devices - Dreams and Realities,” in Audio
Engineering Society 115th Convention (AES 115 ’03), pp. paper 5888, 2003.
[11] P. V. Loeppert and S. B. Lee, ”SiSonicTM - The First Commercialized MEMS Microphone,” Proc. Solid-
State Sensors, Actuators and Microsystems Workshop, pp. 27-30, 2006.
[12] Datasheet of Infineon SMM310 Silicon MEMS Microphone, May 2008.
[13] Datasheet of Knowles Acoustics SPM ”Mini” SiSonicTM Microphone Series, 2006.
[14] Datasheet of Memstech MSM3C PosiSound Integrated Silicon Microphone Series, 2007.
[15] Preliminary Technical Data of Analog Devices ADMP401 Omnidirectional Microphone with Bottom Port
and Analog Output, 2008.
[16] Datasheet of JL World SoniCrest SMO03A Silicon Microphone, 2008.
[17] Yamaha YAM551 Silicon Microphone, http://www.global.yamaha.com/news/2007/20070309.html, 2007.
[18] Product Brief PB8-1.1 of Akustica AKU1126 Analog Microphone with Selectable Gain, 2009.
[19] Datasheet of Pulse TC200A SiMicTM Analog Silicon Microphone, 2008.
[20] G. W. Elko, ”Electroacoustics of MEMS Microphones,” PASI, 2004.
REFERENCES 29
[21] Star MAB-03A-T Reflowable ECM Microphone, http://www.star-
micronics.co.jp/eng/topics/2006_06.htm, 2006.
[22] A. G. H. Van Der Donk, J. A. Voorthuyzen and P. Bergveld, ”General Considerations of Noise in Microphone
Preamplifiers,” J. Sensors and Actuators A, vol. A26, pp. 515-520, 1991.
[23] B. Razavi, ”Design of Analog CMOS Integrated Circuits,” McGraw-Hill, ISBN 0-07-118839-8, 2001.
[24] P. L. Madaffari and M. J. Wurtz, ”Self-Biasing, Low Noise Amplifier of Extended Dynamic Range,” Patent
US005097224A, 1992.
[25] J. S. French, ”Pre-amplifier,” Patent WO94/14239, 1994.
[26] L. J. Stenberg, ”Electret Condenser Microphone Preamplifier that is Insensitive to Leakage Currents at the
Input,” Patent Application US2001/0125949A1, 2002.
[27] S. E. Boor, ”Microphone Input Buffer Biasing Circuit,” Patent EP1355417B1, 2003.
[28] Y-C. Hsu, J-Y. Chen, T. Mukherjee and G. K. Fedder, ”An Optimal Design of High Performance Interface
Circuit with Acoustic Transducer Model,” IEEE Asian Solid-State Circuits Conference, pp. 280-283, 2007.
[29] S. E. Boor, ”Electret Microphone Buffer Circuit with Significantly Enhanced Power Supply Rejection,”
Patent Application EP1359664A1, 2003.
[30] M. W. Bakker and R. Sarpeshkar, ”A Low-Power High-PSRR Current-Mode Microphone Preamplifier,”
IEEE J. Solid-State Circuits, vol. 38, pp. 1671-1678, 2003.
[31] R. G. H. Eschauzier and N. van Riin, ”Self-Biased Phantom-Powered and Feedback-Stabilized Amplifeir
for Electret Microphone,” Patent US006160450A, 1999.
[32] F. Callias, F. H. Salchli and D. Girard, ”A Set of Four IC’s in CMOS Technology for a Programmable
Hearing Aid,” IEEE J. Solid-State Circuits, vol. 24, pp. 301-312, 1989.
[33] L-P. Liao, W-C. Chou and Y-C. Hsu, ”A High Sensitively CMOS Preamplifier for Silicon Microphone,”
International Microsystems, Package, Assembly Conference, pp. 1-4, 2006.
[34] J. Silva-Martnez and J. Salcedo-Sun˜er, ”A CMOS Preamplifier for Electret Microphones,” in. ISCAS, pp.
1868-1871, 1995.
[35] C. E. Fürst, ”A Low-Noise/Low-Power Preamplifier for Capacitive Microphone,” in. Proc IEEE ISCAS,
pp. 477-480, 1996.
[36] G. Nicollini and C. Guardiani, ”A 3.3-V 800nVrms Noise, Gain-Programmable CMOS Microphone Pream-
plifier Design Using Yield Modeling Technique,” IEEE J. Solid-State Circuits, vol. 28, pp. 915-921, 1993.
[37] E. Säckinger and W. Guggenbühl, ”A Versatile Building Block: The CMOS Differential Difference Ampli-
fier,” IEEE J. Solid-State Circuits, vol. SC-22, pp. 287-294, 1987.
[38] D. A. Johns and K. Martin, ”Analog Integrated Circuit Design,” J. Wiley & Sons, ISBN 0-471-14448-7,
1997.
[39] R. R. Harrison and C. Charles, ”A Low-Power Low-Noise CMOS Amplifier for Neural Recording Applica-
tions,” IEEE J. Solid-State Circuits, vol. 38, pp. 958-956, 2003.
30 REFERENCES
[40] C. E. Fürst, ”Low Power/Low Voltage Interface Circuitry for Capacitive Sensors,” PhD Thesis, Technical
Univeristy of Denmark, 1997.
[41] C. Fallesen, ”Amplifier Circuit for Capacitive Transducers”, Patent US20050151589A1, 2005.
[42] O. Bajdechi and J. H. Huijsing, ”A 1.8V 4Σ Modulator Interface for an Electret Microphone with On-Chip
Reference,” IEEE J. Solid-State Circuits, vol. 37, pp. 279-285, 2002.
[43] A. C. van der Woerd and W. A. Serdijn, ”Low-Voltage Low-Power Controllable Preamplifier for Electret
Microphones,” IEEE J. Solid-State Circuits, vol. 28, pp. 1052-1055, 1993.
[44] A. C. Pluygers, ”A Novel Microphone Preamplifier for Use in Hearing Aids,” Analog Integrated Circuits
and Signal Processing, vol. 3, pp. 113-118, 1993.
[45] Z. Y. Chang and W. M. C. Sansen, ”Low-Noise Wide-Band Amplifiers in Bipolar and CMOS Technologies,”
Kluwer Academic Publishers, ISBN 0-7923-9096-2, 1991.
[46] M. Saukoski, L. Aaltonen, K. Halonen and T. Salo, ”Fully Integrated Charge Sensitive Amplifier for Readout
of Micromechanical Capacitive Sensors,” in. Proc IEEE ISCAS, pp. 5377-5380, 2005.
[47] S-Y. Peng, M. S. Qureshi, A. Basu, R. O. Guldiken, F. L. Degertekin and P. E. Hasler, ”Floating-gate Based
CMUT Sensing Circuit Using Capacitive Feedback Charge Amplifier,” in. IEEE Ultrasonic Symposium, pp.
2425-2428, 2006.
[48] S-Y. Peng, M. S. Qureshi, P. E. Hasler, A. Basu and F. L. Degertekin, ”A Charge-Based Low-Power High-
SNR Capacitive Sensing Interface Circuit,” IEEE Trans. Circuits and Systems-I, vol. 55, pp. 1863-1871,
2008.
[49] S-Y. Peng, M. S. Qureshi, P. E. Hasler, N. A. Hall and F. L. Degertekin, ”High SNR Capacitive Sensing
Transducer,” in. ISCAS, pp. 1175-1178, 2006.
[50] P. Hasler, B. A. Minch, and C. Diorio, ”An Autozeroing Floating-Gate Amplifier,” IEEE Trans. Circuit
Syst. II, vol. 48, pp. 74-82, 2001.
[51] J. Ramirez-Angulo, A. J. Lopez-Martin, R. G. Carvajal, and F. M. Chavero, ”Very Low-Voltage Analog
Signal Processing Based on Quasifloating Gate Transistors,” IEEE J. Solid-State Circuits, vol. 39, pp.
434-442, 2004.
[52] P. Hasler, ”Continuous-Time Feedback in Floating-Gate MOS Circuits,” IEEE Trans. Circuits Syst. II, vol.
48, pp. 56-64, 2001.
[53] R. Schreier, J. Silva, J. Steensgaard, and G. C. Temes, ”Design-Oriented Estimation of Thermal Noise in
Switched-Capacitor Circuits,” IEEE Trans. Circuits Syst. I, vol. 52, pp. 2358-2368, 2005.
[54] S. Haykin, ”An Introduction to Analog & Digital Communications,” J. Wiley & Sons, ISBN 0-471-61716-4,
1989.
[55] T. H. Lee, ”The Design of CMOS Radio-Frequency Integrated Circuits,” Cambridge University Press, ISBN
0-521-63922-0, 2001.
[56] P. Henry and E. Brassine, ”Selection, Application and Integration of FM Systems,”
http://www.audiologyonline.com/articles/article_detail.asp?article_id=301, Accessed April 2009.
REFERENCES 31
[57] M. Pedersen, W. Olthuis and P. Bergveld, ”An Integrated Silicon Capacitive Microphone with Frequency-
Modulated Digital Output,” Sensors and Actuators A, vol.69, pp. 267-275, 1998.
[58] M. Gasulla, X. Li and G. C. M. Meijer, ”A High-Speed Capacitive-Sensor Interface Using a Relaxation
Oscillator and a Fast Counter,” in. Instrumentation and Measurement Technology Conf., pp. 811-816, 2003.
[59] A. Kjensmo, A. Hanneborg, J. Gakkestad and H. von der Lippe, ”A CMOS Front-end Circuit for a Capac-
itive Pressure Sensor,” Sensors and Actuators A, vol. 21-23 pp. 102-107, 1990.
[60] C. Y. Kwok, K. M. Lin and R. S. Huang, ”A Silicon Thermocapacitive Flow Sensor with Frequency
Modulated Output,” Sensors and Actuators A, vol. 57, pp. 35-39, 1996.
[61] Y. Matsumoto and M. Esashi, ”Integrated Silicon Capacitive Accelerometer with PLL Servo Technique,”
Sensors and Actuators A, vol. 39, pp. 209-217, 1993.
[62] P. Rantakari, V. Kaajakari, J. Kiihamäki, Aarne Oja, Ilkka Tittonen and Heikki Seppä, ”Low Noise, Low
Power Micromechanocal Oscillator,” in. International Conference on Solid-State Sensors, Actuators and
Microsystems, pp. 2135-2138, 2005.
[63] V. Kaajakari, J. K. Koskinen and T. Mattila, ”Phase Noise in Capacitevely Coupled Micromechanical
Oscillators,” IEEE Trans. Ultrasonic, Ferroelectrics and Frequency Control, vol. 52, pp. 2322-2331, 2005.
[64] A. B. Yu, A. Q. Liu and Q. X. Zhang, ”Tunable MEMS LC Resonator with Large Tuning Range,” Electronics
Letters, vol. 41, pp. 855-857, 2005.
[65] R. B. Reichenbach, K. L. Aubin, M. Zalalutdinov, J. M. Parpia and H. G. Craighead, ”A MEMS RF
Phase and Frequency Modulator,” in. International Conference on Solid State Sensors, Actuators and
Microsystems, pp. 1059-1062, 2005.
[66] J. Fenk, ”Oszillatorenanordnung mit integriertem Mikrophon,” Patent Application DE10361013A1, 2005.
[67] D. Ruffieux, ”Differential Oscillator Circuit Including an Electro-Mechanical Resonator,” Patent
US20020190802A1, 2002.
[68] P. Andreani, X. Wang, L. Vandi and A. Fard, ”A Study of Phase Noise in Colpitts and LC-Tank CMOS
Oscillators,” IEEE J. Solid-State Circuits, vol. 40, pp. 1107-1118, 2005.
[69] P. Andreani and A. Fard, ”A 2.3GHz LC-Tank CMOS VCO with Optimal Phase Noise Performance,” in.
IEEE ISSCC Dig. Tech. Papers, pp. 194-195, 2006.
[70] T. H. Lee and A. Hajimiri, ”Oscillator Phase Noise: A Tutorial,” IEEE J. Solid-State Circuits, vol. 35, pp.
326-336, 2000.
[71] A. Hajimiri, S. Limotyrakis and T. H. Lee, ”Jitter and Phase Noise in Ring Oscillators,” IEEE J. Solid-State
Circuits, vol. 34, pp. 790-804, 1999.
[72] A. Hajimiri and T. H. Lee, ”Design Issues in CMOS Differential LC Oscillators,” IEEE J. Solid-State
Circuits, vol. 34, pp. 717-724, 1999.
[73] A. Hajimiri and T. H. Lee, ”A General Theory of Phase Noise in Electrical Oscillators,” IEEE J. Solid-State
Circuits, vol. 33, pp. 179-194, 1998.
32 REFERENCES
[74] R. Navid, T. H. Lee, and R. W. Dutton, ”Minimum Achievable Phase Noise of RC Oscillators,” IEEE J.
Solid-State Circuits, vol. 40, pp. 630-637, 2005.
[75] R. J. van de Plassche, J. H. Huijsig and W. M. C. Sansen (editors), ”Analog Circuit Design: RF Analog-to-
Digital Converters; Sensor and Actuator Interfaces; Low-Noise Oscillators, PLLs and Synthesizers,” Kluwer
Academic Publishers, ISBN 0-7923-9968-4, 1997.
[76] N. Wongkomet and B. E. Boser, ”Correlated Double Sampling in Capacitive Position Sensing Circuits
for Micromachined Applications,” in. IEEE Asia-Pacific Conference on Circuits and Systems, pp. 723-726,
1998.
[77] P. Rombach, M. Mullenborn, U. Klein and K. Rasmussen, ”The First Low Voltage, Low Noise Differential
Silicon Microphone, Technology Development and Measurement Results,” in. IEEE International Confer-
ence on MEMS, pp. 42-45, 2001.
[78] D. T. Martin, J. Liu, K. Kadirvel, R. M. Fox, M. Sheplak and T. Nishida ”A Micromachined Dual-Backplate
Capacitive Microphone for Aeroacoustic Measurements,” J. Microelectromechanical Systems, vol. 16, 2007.
[79] B. E. Boser, ”Capacitive Interfaces for Monolithic Integrated Sensors,” in RF Analog-to-Digital Converters;
Sensor and Actuator Interfaces; Low-Noise Oscillators, PLLs and Synthesizers, R. J. van de Plassche, J.
H. Huijsing, W. M.C. Sansen (eds.), Kluwer Academic Publishers, pp. 177-196, 1997.
[80] K. A. A. Makinwa, ”Dynamic Offset-Cancellation Techniques in CMOS,” ISSCC 2007 Tutorial T4, 2007.
[81] C. C. Enz and G. C. Temes, ”Circuit techniques for reducing the effects of op-amp imperfections: autoze-
roing, correlated double sampling and chopper stabilization”, Proc. IEEE, vol. 84, pp. 1584-1614, 1996.
[82] J. Wu, G. K. Fedder and L. R. Carley, ”A Low-Noise Low-Offset Capacitive Sensing Amplifier for a 50-
µg/
√
Hz Monolithic CMOS MEMS Accelerometer,” IEEE J. Solid-State Circuits, vol. 39, pp. 722-730,
2004.
[83] ”Low Noise Analog Circuit Design Course,” MEAD Education, 2005.
[84] W. Bracke, P. Merken, R. Puers, C. Van Hoof, ”Ultra-Low-Power Interface Chip for Autonomous Capacitive
Sensor Systems,” IEEE Trans. Circ. Systems-I, vol. 54, pp. 130-140, 2007.
REFERENCES 33
5 1/f Noise
Microphones are transducers that convert sound pressure into an electrical signal. Due to various
physical mechanisms, spontaneous signal fluctuations, called noise, are generated in microphones.
These fluctuations, observed when dealing with any type of small signals, set the minimum signal
level that is possible to measure or process. Microphone signal is usually amplified by some electronic
circuitry. The interfacing circuitry has own electrical noise that contributes to the noise of the entire
system (microphone and preamplifier) and has to be designed for achieving optimal system noise
performance, i.e. maximal signal-to-noise ratio.
To design a CMOS preamplifier with a minimal noise contribution, understanding of MOS tran-
sistor noise and accurate noise modelling is required. Two main noise sources exist from the MOS
transistor channel: thermal and 1/f or flicker noise. As the power spectral density (PSD) of the flicker
noise is inversely proportional to frequency, this type of noise dominates at low frequencies (below cor-
ner frequency, the frequency at which thermal and flicker noise have equal contributions). In modern
deep submicron technologies with typical corner frequencies of tens of megahertz, noise of audio fre-
quency analog circuits is dominated by 1/f noise. With the continuous trend of downscaling transistor
dimensions driven by digital design, low frequency noise (inversely proportional to the transistor area)
increases thus becoming a major analog design issue. In addition, novel processing steps introduced
with technology downscaling lead to unpredictable deviations of strongly technology dependant 1/f
noise [1].
Circuit techniques exist that reduce the 1/f noise and these are chopper stabilization and correlated
double sampling [2]. It is also possible to maximize transistor area, but this leads to a higher capacitance
resulting in a need for a higher current and a higher trasconductance in order to achieve the same
characteristic frequency.
As understanding of a physical noise mechanism and its relations to the process and design param-
eters create a foundation for an optimal low-noise circuit design, in this chapter theories explaining
MOS transistor 1/f noise origin will be revisited. Our experimental data will be analyzed based on
these theories and compared to simulations using two models (SPICE and BSIM) implemented in
commercially available circuit simulators.
5.1 MOS Transistor 1/f Noise Theory
1/f noise of flicker noise, observed for the first time in vacuum tubes in 1925, is a phenomenon related
to semiconductors as well as many other types of devices. It can be defined as fluctuation in the
conductance with a power spectral density proportional to fγ where −1.5 < γ < −0.5. Despite more
than 30 years of research, 1/f noise is still a topic open to debate. In 1976 it was proved that the 1/f
noise is due to the fluctuations of the conductivity [3]. Since the conductivity of a semiconductor is
expressed by
σ = qµn (40)
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with n free-carrier density, q elementary charge and µ mobility, from
δσ = qµδn+ qnδµ (41)
it can be seen that the fluctuations of the conductivity can be caused by the fluctuations of the number
of carriers δn, by fluctuations of the mobility of carriers δµ or by both. Based on this, three theories
are accepted for the explanation of the 1/f noise in MOSFET. The first, Hooge mobility fluctuation
theory explains the origin of 1/f noise by the fluctuations of the mobility of carriers due to collisions
with crystal lattices. The second, number fluctuations theory attributes 1/f noise to the fluctuations
of the channel free carriers due to the random trapping and detrapping of charges in the oxide traps
near Si-SiO2 interface. These two theories are combined in the third, unified approach, based on the
number fluctuations with correlated mobility fluctuations.
A great deal of theoretical and experimental work can be found on the 1/f noise in MOS transistors
with measurement results confirming any of the three theories. In the following text we will summarize
the existing work and show our experimental results.
5.1.1 Mobility Fluctuations (∆µ, Hooge Model)
According to the mobility fluctuations (∆µ) model, the origin of 1/f noise is attributed to the fluctu-
ations of the carrier mobility. This model is called Hooge’s model [4]. Hooge has shown that for the
conductance fluctuations of an omhic sample applies
SI (f)
I2
=
SV (f)
V 2
=
SR (f)
R2
=
SG (f)
G2
=
C1/f
f
(42)
where SI (f), SV (f), SR (f), SG (f) are the noise spectral densities of the current I, voltage V ,
resistance R and conductance G. C1/f is a measure of the relative noise of the sample shown to be
independent of the current and voltage. Further more, in 1969 Hooge proposed an empirical relation
for the 1/f noise in homogeneous samples
SG
G2
=
αH
Nf
(43)
where N is the total number of charge carriers and αH a dimensionless constant. The fact that αH was
a constant was surprising. Measurement results on different homogeneous metals and semiconductors
have given the value of αH of about 2× 10−3 indicating that this type of fluctuations is a fundamental
property of all materials. Later measured values of the αH parameter were 2− 3 orders of magnitude
lower than this originally proposed value.
Hooge suggested in 1972 that the conductance fluctuations are due to mobility fluctuations and he
suggested that the mobility of a free charge carrier fluctuates as
Sµ
µ2
=
αH
f
(44)
which for homogeneous samples with N free carriers reduces to
Sµ
µ2
=
αH
Nf
(45)
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under assumption that the mobilities of the free charge carriers fluctuate independently of each other.
For inhomogeneous samples, the previous equations can be applied to volume elements.
In the experiments with highly doped semiconductors [3], Hooge and Vandamme have shown that
the lattice scattering causes mobility noise. They proved the following relation in highly doped semicon-
ductors where electrons are scattered at electrically charged defects in the lattice (impurity scattering
exists) besides being scattered by phonons of the lattice vibrations.
αH ≈ αl
(
µeff
µl
)2
(46)
where αl ≈ 2× 10−3, µeff is total mobility obtained using Matthiessen’s rule µ−1eff = µ−1l + µ−1i , µl is
the mobility if only lattice scattering was present and µi is the mobility if only impurity scattering was
present. According to their theory, only the lattice scattering gives 1/f noise. The density of phonons
fluctuates with 1/f spectrum and these phonons fluctuate independently of the electric current through
the sample. The lattice scattering theory gives a solution to the problem that the spectrum is 1/f
also for frequencies much lower than the inverse of the time that an electron stays in the sample. This
refinement formula for αH also explains the noticed result from measurement data that αH depends
on the crystalline quality of the material and is not a constant.
Ziel has shown [5] starting from the Langevin equation, that for a MOS device section of length
∆x with a carrier number ∆N the drain current power spectral density SID can be calculated as an
integral along the channel with length L of noise in each segment
SID (f) =
1
L2
∫ L
0
∆SID (x, f)∆xdx (47)
where
∆SID (x, f) =
I2DS∆N (f)
∆N2
(48)
and
S∆N (f) =
αH∆N
f
(49)
giving
SID (f) =
1
L2
∫ L
0
αHI
2
D
f∆N
∆xdx (50)
Plugging in the formula for the drain current,
ID = qµeff
∆N
∆x
dV (x)
dx
(51)
where V (x) is the channel potential at a point x from the source, in (50) gives
SID (f) =
qµeffαHID
L2f
∫ VD
0
dV (x)
dx
dx (52)
resulting in
SID (f) =
qµeffαHIDVD
L2f
(53)
which is known as Klaassen’s formula for high-inversion MOSFET. VD is the drain-source voltage.
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For a transistor working in the ohmic region applies
ID ≈ µeffW
L
Cox (VGS − VT )VDS (54)
where Cox, W , L, VGS , VDS and VT are oxide capacitance, transistor width, transistor length, gate-
source, drain-source and threshold voltage respectively. Plugging (54) in (53) gives
SID (f) =
qµ2effαHCoxW (VGS − VT )V 2DS
L3f
(55)
The same formula can be obtained by assuming for the number of carriers
N =
Cox (VGS − VT )WL
q
(56)
and plugging it together with (54) in the empiric formula
SID =
αHI
2
D
fN
(57)
Vandamme has shown [6]-[7] that the number of free carriers for a transistor working in the satu-
ration region is reduced to 2/3 of the number of free carriers at zero drain source voltage, and that the
relative drain current spectral density SID/I
2
D in saturation is two times the value in the ohmic region
for the same gate source voltage. Assuming that in saturation
ID ≈ 12µeffCox
W
L
(VGS − VT )2 (58)
he shows that for strong inversion and saturation region
SID (f) = 2
(
SID
I2D
)
ohmic
I2D =
2αHI2D
fN
=
1
2
qµ2eff
αH
f
Cox
W
L3
(VGS − VT )3 (59)
A more complete derivation of the mobility fluctuation noise model for transistors working in the
linear region was given in 2002 [8] taking into consideration that αH is a function of electric field, not
a constant. Starting from the expression for µeff
µeff =
µ0
1 + θ (VGS − VT )
1√
1 +
(
E(x)
Ec
)2 (60)
where µ0 is the low-field mobility, θ mobility attenuation factor, E (x) = dV (x)/dx horizontal channel
field and Ec critical electric field when the carrier velocity saturates, the αH = α0(µeff/µ0)2 becomes
αH =
α0
(1 + θ (VGS − VT ))2
1
1 +
(
E(x)
Ec
)2 (61)
Similarly to (47)-(52) by substituting αH (61), µeff (60) and ID (51) and taking it under the integral
in (50) one obtains
SID (f) =
α0µ0q
fL2
∫ VD
0
ID(
1 +
(
E(x)
Ec
)2)3/2
(1 + θ (VGS − VT ))3
dV (62)
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Then by replacing
E (x) =
ID
µeffq
∆N
∆x
=
ID
WµeffCox (VGS − VT − V (x)) (63)
in (62) and introducing a temporary variable Vm = ID/(WCoxµeffEC), the expression for the mobility
fluctuation noise power spectral density in linear region suggested is
SID (f) =
α0µ0q
fL2
∫ V2
V1
ID(
1 +
(
Vm
V
)2)3/2
(1 + θV2)
3
dV (64)
where V1 = VGS − VT − VD and V2 = VGS − VT .
1/f noise according to the mobility fluctuations model for transistors working in the subthreshold
region has been recently (2001) presented in [9] with an improved method for calculating the total
number of carriers under the gate. In the previous method of estimating the number of carriers
Vandamme and Vandamme [10] proposed an empirical formulaN = CoxWLkT/q2 with an explanation
that the average energy of an electron in a two dimensional system, that corresponds to the thermal
voltage kT/q, is kT . Based on this, they calculated the number of contributing carriers on a capacitor
charged by kT/q as CkT/q2. The new approach from [9] starts from the drain current in weak inversion
given by
ID = ID0exp
(
q (VGS − VT )
ηkT
)(
1− exp
(−qVD
η′kT
))
(65)
with
ID0 =
kT
q
D
W
L
Cox (66)
and Einstein’s relation D = µkT/q; η is weak inversion slope factor. Since
g (V (x)) =
ID
dV (x)
dx =
1
η′DWCoxexp
(
q (VGS − VT )
ηkT
)
exp
(−qV (x)
η′kT
)
(67)
and
g (V (x)) = µeffq
∆N
∆x
(68)
the number of carriers was calculated as
N =
∫ L
0
∆N
∆x
dx =
1
2
1
η′
1
q
L2
D
ID
1 + exp
(
−qVD
η′kT
)
1− exp
(
−qVD
η′kT
) (69)
and the drain current power spectral density was given as
SID(f) =
αHI
2
D
fN
= η′ 2q
L2eff
αH
f
DIDth
(
qVD
2η′kT
)
(70)
This is in the ohmic region equivalent to (53) and for large drain voltages (VD À η′kT/q) equals to
SID(f) = η′2qD2
kT
q
αH
f
W
L3
Coxexp
(
q (VGS − VT )
ηkT
)
(71)
Majority of experimental data up to date show that the∆µmodel explains better noise in p-channel
transistors than in n-channel because of the fact that observed input referred PSD in linear region for
p-MOS depends on gate bias as shown by (55) what can not be explained by the ∆N model. However
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SID(f) ∆N model ∆µ model
W. i. f(ID)
q4Nt(Ef )I
2
D
kTWLfγ(Cd+Cox+Cit)2
η
′
2µeffkT αHf
1
L2
(
1− exp
(
−qVDS
η′kT
))−1
ID
Tri. f(ID, VGS)
q2kTNt(Ef )
γf
1
C2oxWL
I2D
(VGS−VT )2
qαH
f
1
CoxWL
I2D
VGS−VT
f(VDS , VGS)
q2µ2effW
fL3
Nt(Ef )kTV
2
DS
γ
qµ2effαHCOXW (VGS−VT )V 2DS
L3f
Sat. f(ID)
q2µeff
CoxL2
Nt(Ef )kT
γ
ID
f q
√
2αHf
√
µeff√
CoxWL3
I
3/2
D
f(VGS)
1
2q
2µ2eff
kTNt(Ef )
γf
W
L3
(VGS − VT )2 12qµ2eff αHf Cox WL3 (VGS − VT )3
Table 3: Drain current PSD according to ∆N and ∆µ models for different operating regions.
majority of experiments show ∆N model more appropriate for explaining noise in weak inversion for
both types of transistors. These observations have resulted in the origin of 1/f noise still being an
often discussed issue.
Described noise formulas summarized for different operating regions and as a function of both VGS
or ID are shown in Table 3. This table is from [11].
5.1.2 Carrier Number Fluctuations (∆N , McWhorter Model)
McWhorter carrier number fluctuations (∆N) model [12] explains the noise origin by the fluctuations
of the number of channel free carriers due to the random trapping and detrapping of charges in the
oxide traps near the Si-SiO2 interface. According to this theory, a single trapping detrapping event
causes a random telegraph signal (RTS) having a Lorentzian or a generation-recombination spectrum.
In submicron technologies for transistor gate sizes less than a micrometer, an RTS signal from a single
trap has even become visible.
The number of free carriers N fluctuates as they occupy a fraction of traps in a semiconductor, and
the transitions between the traps and the conduction band of the trapping-detrapping process can be
described by
−d∆N
dt
=
∆N
τ
(72)
where τ is the trapping time constant. The corresponding correlation function [13]
ΨN (t) = (∆N)
2exp (−t/τ) (73)
has the so called Lorentzian spectrum given by
SN (f) = (∆N)
2 4τ
1 + (2pifτ)2
(74)
A main difficulty in understanding 1/f noise is that no physical model can be found that has 1/f
spectra and on which mathematics (72-74) can be applied to. For over half a century an accepted
solution has been that the 1/f spectrum is obtained by summing a large number of Lorentzian spectra
[13]. McWhorter applied this idea to semiconductors and the model has got his name. Mathematics
explaining the origin of 1/f noise as a sum of Lorentzians is as follows.
If the probability g (τ) dτ is normalized as∫ ∞
0
g (τ) dτ = 1 (75)
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and if the statistical weights of a Lorentzian spectra are proportional to τ−1 for relaxation times
τ1 < τ < τ2 as
g(τ)dτ =
1
ln (τ2/τ1)
1
τ
dτ (76)
and
g(τ)dτ = 0 (77)
otherwise, then
SN (f) = 4∆N2
∫ τ2
τ1
τg (τ) dτ
1 + (2pifτ)2
=
2∆N2
pifln (τ2/τ1)
(arctan (2pifτ2)− arctan (2pifτ1)) (78)
The latter formula yields the 1/f spectrum in the frequency range τ−12 to τ
−1
1 since for f <
1
2piτ2
SN (f) =
4∆N2τ2
ln (τ2/τ1)
(79)
for 12piτ2 < f <
1
2piτ1
SN (f) =
∆N2
ln (τ2/τ1)
1
f
(80)
and for f > 12piτ1
SN (f) =
∆N2
ln (τ2/τ1)pi2τ1
1
f2
(81)
In this way, by the summation of the generation-recombination (Lorentzian) spectra the McWhorter
model gives a 1/f spectrum in a natural way. However, because of the fact that the 1/f spectra are
observed in a broad frequency range, the summing approach requires that the distribution of time
constants 1/τ holds over a large range and that the physical processes at different τ are independent.
The desired distribution function g (τ) dτ with properties (75)-(77) can be explained in several ways
[5], [13]. The appropriate solution for 1/f noise is that the desired distribution function arises due
to electrons interacting with the traps by quantum-mechanical tunneling of carriers from the Si/SiO2
interface to traps located inside the oxide. In that sense, since the process is due to tunneling
τ = τ1exp(γz); τ2 = τ1exp(γz0) (82)
g(τ)dτ =
dz
z0
, for 0 < z < z0 and 0 otherwise (83)
where γ is the tunneling parameter 108cm−1, z is a distance from the surface and z0 is the average
distance between traps.
Even though McWhorter model has been accepted for a long time, some authors critically discuss
the additivity of generation-recombination spectra in recent literature [14]-[15]. As for the mobility
fluctuation model, derivations of the ∆N model formulas for the three operating regions will be shown
here.
Because of the theory that electrons tunnel from traps in the oxide, fluctuations of the number of
trapped electrons ∆Nt in a volume element ∆x∆y∆z have a mean square value
δ∆N2t = ∆Nt(E)∆E∆x∆y∆zft(1− ft) (84)
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∆Nt(E) is the number of traps per unit volume with an energy between E and ∆E and ft Fermi
function ft = 1/(1 + exp((E − Ef )/kT )). With the time constant τ as in (82), the corresponding
spectrum is
S∆Nt (f) = 4Nt(E)∆E∆x∆y∆zft(1− ft)
τ
1 +$2τ2
(85)
When integrated with respect to E, z and y this gives [5]
S∆Nt (x, f) =
Nt(Ef )kT
f
W∆x
γ
(86)
where Nt(Ef ) is the trap density per unit energy at the Fermi level. Reimbold has shown [16] that the
spectrum of the number of fluctuation δ∆N at any inversion level is
S∆N (x, f) =
Nt(Ef )kT
f
W∆x
γ
(
δ∆N
δ∆Nt
)2
(87)
with
δ∆N
δ∆Nt
= − Ci
Ci + Cox + Cd + Cit
(88)
where Ci is the channel charge capacitance, Cox oxide capacitance, Cd depletion charge capacitance
and Cit interface traps capacitance per unit area respectively. At weak inversion Ci and Nt(Ef )/γ are
independent of bias and Ci ¿ Cox + Cd + Cit.
Starting from the Langevin/Klaasan’s theory (47)-(48), using (87)-(88) and by replacing ∆N =
NW∆x (N is the electron density in the channel per unit area) and Ci = q2N/(kT ), Ziel has shown
[5] that
∆SID (x, f) =
I2DS∆N (f)
∆N2
=
q4Nt(Ef )I2D
kTW∆xfγ(Cd + Cox + Cit)2
(89)
and
SID (f) =
1
L2
∫ L
0
∆SID (x, f)∆xdx =
q4Nt(Ef )I2D
kTWLfγ(Cd + Cox + Cit)2
(90)
Similarly, in strong inversion, substituting ID = qµeff (∆N/∆x)dV (x)/dx and (87) in (48), one obtains
SID (f) =
∫ L
0
q2µ2effW
(
dV (x)
dx
)2
fL2
Nt(Ef )kT
γ
(
δ∆N
δ∆Nt
)2
dx (91)
For dV (x)/dx = VDS/L and (δ∆N/δ∆Nt)2 = 1 the latter formula reduces to an expression for a
transistor working in the linear region
SID (f) =
q2µ2effW
fL3
Nt(Ef )kTV 2DS
γ
(92)
In strong inversion in saturation
SID (f) =
q2µeff
CoxL2
Nt(Ef )kT
γ
ID
f
(93)
what can be derived by the procedure (numerical solving of an integral) described by Ziel [5], by using
the approach described in [17], or by using equations for linear region and modifying them based on
the fact that the relative drain current spectral density SID/I
2
D in saturation is two times the value in
the ohmic region for the same gate source voltage.
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In most of the experimental data up to date drain current power spectral density of both n- and
p-channel transistors in weak inversion shows quadratic dependance of drain current as given by the
expression (90) supporting the number fluctuation model; for ∆µ model, the drain current PSD in
weak inversion is proportional to ID (70). Further more, a lot of data for n-transistors show SID/µeff
with no VGS dependence in linear region what can be described only by the ∆N model (92) since
αH is a constant. In addition, it is often said that p-transistors are following the ∆µ theory as their
SID/µeff is proportional to VGS − VT according to (55). This is known as the controversy about the
origin of 1/f noise that has been discussed by scientists for over 30 years. A summary of experimental
results from literature and our measurement data will be shown in the following text.
5.1.3 Unified (∆N −∆µ) Models
Unified noise models [18]-[19] were derived in late eighties in an attempt to come to a universal model
valid for both n- and p-channel transistors in all operating regions. These modeling efforts combine
the two previously described approaches in the correlated number and mobility fluctuations model
called ∆N-∆µ model. The unified model takes into account that the oxide/interface traps apart from
modulating the number of carriers, indirectly interact with the carrier mobility through Coulombic
scattering.
Starting from the ∆N theory, Ghibaudo [18] has shown that charge fluctuations due to the fluctu-
ations of the number of carriers can be described by the fluctuations of the flatband voltage as
δVfb = − δQi
CoxWL
(94)
and that the flatband voltage spectral density takes the form
SVfb =
SQi
C2oxWL
(95)
From the charge conservation equation he has also shown that the transistor gate voltage and the
flatband voltage have the same power spectral density i.e. that
SID = g
2
mSVg = g
2
mSVfb = g
2
m
SQi
C2oxWL
(96)
where gm is transconductance and SID drain current power spectral density. To account for the extra
mobility fluctuation due to scattering he writes
δID = −gmδVfb ± αsµeffIDδQi (97)
where αs is scattering parameter. The normalized drain current power spectral density for the unified
model is thus
SID
I2D
=
(
1 + αsµeffCox
ID
gm
)2(gm
ID
)2
SV fb (98)
and the equivalent input gate voltage power spectral density is
SVg =
(
1 + αsµeffCox
ID
gm
)2
SV fb (99)
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For αs ' 0 i.e. when the mobility fluctuations are independent of the inversion charge fluctuations
(96) applies. Since the flatband voltage spectral density is given by
SV fb =
q2kTNt
γWLC2ox
1
f
(100)
and in weak inversion
gm
ID
≈ q
kT
1
η
(101)
where η is weak inversion slope factor given by (Cox+Cd+Cit)/Cox, it can be shown that
SID
I2D
=
g2m
I2D
SV fb =
q4NT
kTWLfγ(Cd + Cox + Cit)2
(102)
which is the same as the result in (90). Similarly, by plugging in the expression
µeff =
µ0
1 + θ(VGS − VT ) (103)
and
ID
gm
= (VGS − VT ) (1 + θ (VGS − VT )) (104)
in (99) [18], it can be shown that the input referred noise voltage density takes the form
SVg = (1 + αsµ0Cox(VGS − VT ))2SVfb (105)
where µ0 is low field mobility and VGS gate-source voltage.
As can be noticed from the formulas describing ∆N and ∆µ models from Table 3 in the ohmic
region, the number fluctuations model can not explain input voltage spectral density dependence on
the gate-source voltage usually observed on the experiments with p-transistors, while that is possible
by the mobility fluctuations model predicting a linear increase. This dependence can be predicted by
the unified model as (105) tells us. At the same time, as shown by (102) in weak inversion the unified
noise model simplifies to ∆N model which is usually appropriate for both types of transistor in this
region. A form of the unified model noise expression is implemented in the widely used BSIM3v3
[19]-[21] circuit simulator model which will be presented next. The model used for BSIM3v3 has been
though derived in a different way comparing to the one shown here.
At this point it is important to note that an observation of the SI
D
/I2D and (gm/ID)
2 plots in
linear region versus drain current is considered a generic procedure for determining the 1/f noise
origin [22]. If there is a good correlation between SI
D
/I2D variations versus drain current and the
corresponding transconductance to drain current ratio squared (gm/ID)2 versus drain current, the
dominating mechanism is ∆N . A departure from the (gm/ID)2 characteristics can be explained by
(98) by the influence of additional correlated mobility fluctuation. Second diagnostic method is a plot
of the input referred noise PSD as a function of gate bias.
From the theory presented so far, it can be seen that there are three physical parameters relevant
for quantitative determination of 1/f noise. These physical parameters are oxide trap density Nt,
Hooge parameter αH and Coulomb scattering parameter αs. They can be extracted from measurement
data for different bias conditions when transistor conduction parameters and presented mathematical
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relations for noise are known. The conduction parameters µ0, VT ,∆L and η can be extracted from
measurements as well. Parameter extraction methods will be explained in the subsection dealing with
our experiments.
It is usually shown in literature that the unified model shows a satisfactory fitting to the exper-
imental data for both p- and n-channel devices. However, critical discussions on its exactness exist.
Authors in [23] show that the correlated mobility fluctuations have negligible influence if the correct
dependence of the Coulomb scattering limited mobility on the the inversion carrier density has been
taken into account αs = 1/(µCO
√
N). They claim that the unified models can not predict 1/f noise
unless non-physical fitting parameters are used. Some other discussions in [24] deal with the use of
the flatband perturbation technique (used by Ghibaudo in his unified model derivations) opposing the
claim that this method can be used in strong inversion in saturation region.
5.2 Circuit Simulator Models
Three main flicker noise mechanisms have been presented so far. Understanding of a physical noise
mechanisms is necessary for a successive simulator model implementation and reliable simulators are
a necessity for an optimal low-noise design. The simplest empirical models called SPICE models are
traditionally implemented in circuit simulators in two forms
SID =
KF · IAFD
CoxL2fEF
(106)
and
SID =
KF · IAFD
CoxLWfEF
(107)
Referred to the input the first would reduce to a form often used for hand noise calculations
SVg =
K
CoxLWf
(108)
(K = KF/(2µCox) and EF=1). KF and EF are flicker noise coefficient and exponent respectively.
Comparing these equations with the equations summarized in Table 3 it can be easily concluded that
this model is oversimplified for predicting noise in different operating regions and for all types of noise
mechanisms. Only ∆N model in saturation has similar parameter dependance as (106). This noise
study has been initiated as the only model our circuit design team has been provided with by the
foundry used for producing devices in a low-noise 0.35µm technology was this simple model. Huge
discrepancies have been observed between simulations and measurements not only due to its nonability
to predict noise in all operating regions but also showing higher KF parameter value in simulations
than measured.
Derivations of a widely used, BSIM [21] simulator noise model are presented in 1990 starting from
the theory for integration of small segments (47)-(48) and based on the unified noise model approach
that the fluctuations in the trapped oxide charge will introduce correlated fluctuations of the channel
carrier number and mobility. Similarly to ∆N and ∆µ models derivation, BSIM model is based on
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[20]
SID (f) =
1
L2
∫ L
0
∆SID (x, f)∆xdx =
=
kTqIDµeff
γfL2
∫ VD
0
Nt(Ef )
(
1± αµeffNR−1
)2 R2
N
dV
(109)
where R is δ∆N/δ∆Nt from (88). Then the three BSIM noise parameters: NOIA, NOIB and NOIC
have been introduced as
N∗t (Ef ) = Nt(Ef )
(
1± αµeffNR−1
)2 (110)
N∗t (Ef ) =
1
q
(
NOIA+NOIB ·N +NOIC ·N2) (111)
where N∗t (Ef ) is the equivalent oxide trap density that produces the same noise power if there were
no contributions from the mobility fluctuations. Comparison with the physical noise parameters and
the BSIM unified theory is done in [20]. Comparing (109) in the ohmic region with (52), a relation
with BSIM and the ∆µ model is obtained through Hooge’s parameter given as
αH =
kT
γ
Nt(Ef )
(
1
N
+ 2αµeff + α2µ2effN
)
(112)
and comparing the (109) in the ohmic region with (91), a relation with BSIM and ∆N model is
obtained through the following relation for the number of traps
Nt(Ef )eff = Nt(Ef ) (1 + αµeffN)
2 (113)
The final formulation of the BSIM3v3 flicker noise model is coded in circuit simulators in strong
inversion for (VGS − VT ) ≥ 0.1 as [21]
SID =
kTqµeffID
γCoxL2fEF
(
NOIA · log
(
N0 +N∗
NL +N∗
)
+NOIB (N0 −NL) + NOIC2
(
N20 −N2L
))
+
kTI2D∆Lclm
qWL2fEF
NOIA+NOIB ·NL +NOIC ·N2L
(NL +N∗)2
(114)
N0 and NL are carrier densities at the source and drain ends of the channel given by
N0 =
Cox
q
(VGS − VT ) (115)
NL =
Cox
q
(VGS − VT −min(VDS , VDSat)) (116)
∆Lclm refers to the channel length reduction (modulation) that exists only in saturation, i.e. for a
drain-source voltage greater than saturation voltage VDSat and is given by
∆Lclm = Litl · log
(
VDS−VDSat
Litl
+ EM
ESAT
)
(117)
with Litl =
√
εsitoxXj/εox; critical field at which the carrier velocity saturates is ESAT = 2VSATµ0 ,
VSAT = 1.5 · 105m/s and EM is the maximum electric field equal to 4.1 · 107V m−1.
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In weak inversion this model predicts
SIDwi =
NOIA · kTI2D
γqWLfEFN∗2
(118)
where N∗ = kT/q2(Cox+Cd+Cit), coded as 1014. For the continuity between subthreshold and above
threshold formulas the following equation is used
SID =
SIDwiSlim
SIDwi + Slim
(119)
where Slim is the noise calculated using (114) at VGS = VT + 0.1
For VDS ¿ (VGS − VT ) and using (54) the equation (114) reduces to
SID =
kTµ2effW
L3fEF
CoxV
2
DS
(
NOIB (VGS − VT ) + Cox
q
NOIC (VGS − VT )2
)
(120)
By comparing the latter formula with NOIC neglected with the ∆µ model from (55) it is easy to show
that
NOIB =
qαHγ
kT
(121)
When comparing it with the ∆N model from (92) we obtain
NOIB =
q2Nt(Ef )
Cox (VGS − VT ) (122)
Equation (122) shows that for proper modeling of the ∆N noise, the parameter NOIB is voltage
dependent. This is implemented in BSIM3v3 simulator model for version parameter VER=3.24. Finally
by comparing formulas (118) and (90) it can be shown that NOIA parameter takes the form
NOIA = qNt(Ef ) (123)
It can be noted that in some works, NOIA = qγNt, so a care should be taken when comparing
parameter values provided by different authors. The default value for N∗ in (118) usually coded in
simulators is 1014.
The procedure for extraction of BSIM parameters is [25], [26]: NOIA is extracted from the measure-
ment data in subthreshold, NOIB from the plot of SID/µ
2
eff versus VGS −VT for low drain biases, and
then NOIC is obtained from measurements at high VGS − VT knowing NOIA and NOIB. Afterwards
based on measurements at higher VDS these parameters need to be matched.
Even though unified noise models show good fitting with experimental data, one of the questions
still open is a physical understanding of the scattering parameter αs. According to the discussions
presented in [23], the correlated mobility fluctuations are negligible compared to the carrier number
fluctuations. The correct expression for the N∗t (Ef ) is given by
N∗t (Ef ) = Nt(Ef )
(
1 +
µeff
√
N
5.9 · 108
)2
(124)
with the only fitting parameter being Nt(Ef ). This is different from (110) and the good agreement
between BSIM model and experimental data is explained by the use of non-physical values for the
parameters NOIA, NOIB and NOIC.
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Another source of 1/f noise is the series resistance noise due to the voltage drop on the source and
drain regions near the channel. This type of access resistance noise is observed for high gate-source
voltages, i.e. for increased drain currents and particularly for LDD (lightly doped drain) and MDD
(medium doped drain) MOST with a reduced channel length. Methods for extraction and calculation of
this type of noise are explained in for example [11]. Series resistance noise has the same bias dependance
as the ∆N −∆µ noise model and that model can by extracting αs parameter from measurement data
be used for predicting the noise of a device with access noise. However, BSIM model does not take
series resistance noise into consideration. Access resistance noise has not been observed for relatively
low bias voltages in our measurements.
Other popular circuit simulator model is the charge-based EKV transistor model [27]. Flicker noise
has been in that model for long time described by a simple formula
SVg = 4kT
ρ
WLf
(125)
with ρ defined as approximately being a constant with dimension (As/m)2. This formulation is true in
the sense that all existing noise mechanisms predict input referred noise which is inversely proportional
to the transistor area, however dependence of ρ on bias, process and temperature is usually much
greater than what allows one to call it a constant. In the new literature (2006) on the EKV model
[28], complete noise formulas have been derived starting from the ∆N and ∆µ theories and using the
physical parameters described in these models along with the usual EKV model parameters used to
describe MOS transistor operation. These new model equations were not available in the beginning
of this noise study (2005). Due to the fact that they are valid in all regions of operation they will be
used for noise optimization of an amplifier with a capacitive source described in the next part of this
thesis.
5.3 Technology Scaling and Processing Steps Influence
It is well known that with decreasing transistor dimensions, 1/f noise increases. Besides that, noise
is strongly technology dependent and new technological processes accompanying device scaling lead
to sometimes unpredictable noise behavior. In average, noise is increased with technology scaling and
also noise variations from die to die and sample to sample are increased in smaller devices. With
technology scaling oxide thickness decreases and to minimize short channel effects and obtain lower
threshold voltages some extra processing steps need to be introduced. An example of a processing
step to optimize short-channel effect is to use BF2 (instead of B) implantation, but to avoid boron
penetration through the oxide in the presence of fluorine, an additional step nitridation of the oxide
is needed. In return, using nitridation increases 1/f noise as shown by several authors [1], [29]-[31].
Actually, it has been shown that the number of traps Nt increases for any type of nitridation process
chemical formula. Nitridation is usually introduced after oxidation for transistor dimensions less than
0.35µm.
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Ref. Tech. n/p Origin Nt (eV −1cm−3) αH αs(V s/C) tox(nm)
[9] 0.8µ p ∆µ wi, si 1.3 · 10−5
[11] 0.09µ p ∆N wi, ∆µ si 3 · 1017 3.6 · 10−4 1.4 · 105 1.5
[16] n ∆N wi, si 3 · 1016 120
[19] n ∆N wi, si 6 · 1016 50
[19] n ∆N wi, si 5 · 1016 10.3
[23] 0.25µ p ∆N wi, ∆µ si 5 · 1016 2 · 104 4.9
[25] 0.8µ n ∆N wi, si 16
[25] 0.8µ p ∆N wi, ∆µ si 16
[31] 0.13µ n ∆N wi, si 8.25 · 1016 7.22 · 10−5 4.97 · 103 2.82
[31] 0.18µ n ∆N wi, si 7.91 · 1016 4.06 · 10−5 6.97 · 102 3.9
[31] 0.25µ n ∆N wi, si 1.84 · 1016 1.7 · 10−5 1.42 · 103 6.1
[31] 0.35µ n ∆N wi, si 8.41 · 1015 3.41 · 10−6 9.68 · 103 7.65
[31] 0.13µ TG n ∆N wi, si 2.11 · 1016 2.4 · 10−5 4.97 · 103 7.08
[31] 0.18µ TG n ∆N wi, si 6.36 · 1016 7.59 · 10−5 4.97 · 103 7.4
[31] 0.25µ TG n ∆N wi, si 5.82 · 1016 6.45 · 10−5 4.97 · 103 7.9
[32] n ∆N wi, si 1.8 · 1015 2.9 · 10−6 30
[32] n ∆N wi, si 1 · 1015 2.1 · 10−6 77
[32] p ∆µ wi, si 2.4 · 1015 1.9 · 10−6 44
[32] p ∆µ wi, si 2.5 · 1015 7.1 · 10−6 70
[33] 0.18µ n ∆N wi, si 2.7 · 1017 4.7 · 103 3.5
[34] 0.25µ p ∆N wi, ∆µ si 2.8 · 1016 5 · 10−5 1.5 · 105 6
[34] 0.18µ p ∆N wi, ∆µ si 3 · 1017 2 · 10−4 2.3 · 105 3.5
[34] 0.13µ p ∆N wi, ∆µ si 5.6 · 1017 7 · 10−4 1.3 · 105 2
[35] 0.045µ n ∆N wi, si 3.5 · 1017 1.5
[35] 0.035µ n ∆N wi, si 4.5 · 1017 1.2
[36] 0.25µ n ∆N wi, ∆µ si 1.56 · 1018 7 · 10−6 6
[37] 0.18µ n ∆N wi, si 2.3 · 1017 2.8 · 103 4.5
[37] 0.18µ p ∆N wi, ∆µ si 2.3 · 1017 5.5 · 104 4.5
[38] 0.5µ n ∆N wi, si 7.69 · 1014 11.5
[38] 0.5µ p ∆N wi, ∆µ si 1.53 · 1014 11.5
[38] 2µ n ∆N wi, si 7.7 · 1016 40
[38] 2µ p ∆N wi, si 1.53 · 1015 40
[39] 0.18µ p ∆N wi, ∆µ si 1.5 · 1017 2 · 104 4
Our data 0.13µ n ∆N wi, si 4 · 1017 2.4
Our data 0.13µ p ∆N wi, ∆µ si 4 · 1017 4.5 · 10−4 8.5 · 104 2.4
Our data 0.35µ n ∆N wi, si 7.4
Our data 0.35µ p ∆N wi, si 7.4
Table 4: Flicker noise experimental results summary.
Another example of a technological parameter influencing the noise is the gate material. It is shown
in [1], [32] that a p-MOS with p+ poly gate ’surface channel’ is noisier than the n+ or Al gate p-MOS.
This is not a surprise since it has been intuitively known for long time that a p-MOS with a standard
single n+ polysilicon gate has lower noise than n-MOS because of its ’buried’ channel or ’bulk’ device
behavior comparing to the n-MOS that is more a surface nature device.
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Figure 17: Technology scaling influence, Nt versus tox for n-MOS from literature.
It has also been shown by several authors (Vandamme, [11], [33]) that a series resistance of a LDD
(lightly doped drain, used to reduce the maximum field near the drain) increases 1/f noise particularly
for high biases. Lower noise is obtained by making the LDD shallow. The series resistance and the
noise can on the other hand be reduced by silicidation. A method for extraction and calculation of
the series resistance noise is explained for example in [33], [34]-[35]. Beside the series drain resistance
causing the 1/f noise, in transistors with a small oxide thickness, a leakage gate current contributes
significantly to 1/f noise.
In the early days of 1/f noise investigation, it was believed that αH was a constant, nowadays it is
accepted as a material parameter depending on the quality of a material. For high quality materials,
i.e. high crystallinity, αH has a low value. On the other hand, bad quality materials have a lot of
defects what increases αH and 1/f noise. The measured values for αH of silicon span from 5 · 10−6
to 2 · 10−3 as known from the literature [32] and what can be confirmed by our experimental data
summary in Table 4.
A large amount of experimental data can be found in literature, but often it is difficult to compare
results. It is clear that it is difficult to compare different noise data due to different processing steps
for different technologies, but it is also difficult because there are several different noise mechanisms
and the model for each of them has restrictions concerning the biasing conditions and the device
type. Further more, authors show different noise data SID , SID/I
2
D or SVg as a function of drain
current or gate voltage. In the ITRS roadmap [40], a figure of merit presented is input referred noise
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Figure 18: Technology scaling influence, Nt versus tox for p-MOS from literature.
spectral density at one Hertz times device area as a function of tox with the input noise calculated
as SVg = KF/(C2oxWLf). However as it has been previously explained, this SPICE model used
is oversimplified and is only valid for noise caused by the number fluctuations in ohmic region and
can therefore not be used for other regions and for transistor with mobility fluctuations noise that is
proportional to C−1ox and is gate bias dependent (see Table 3).
An obviously more appropriate figure of merit for comparison of noise of transistors from different
technology nodes is a comparison of the oxide trap density Nt extracted from the weak inversion mea-
surements. One of the arguments in favor of using this parameter is that most of the measurement data
for weak inversion show consistent ∆N behavior and the other is that that is a parameter describing
physical processes creating noise. Plots of Nt versus tox for n-MOS and p-MOS transistor generations
from literature (Table 4) are shown in Fig. 17 and Fig. 18 respectively. Noise increase for reduced
oxide thicknesses is obvious. Our data results are in line with the shown experimental data trend.
5.4 Noise Fluctuations
1/f noise is a phenomenon showing large statistical variations, measurements show different results
from devices on the same die, and even for the same device under different operation regions. For
small devices, with visible Lorentzian spectra, the RTS noise of a small number of traps is a dominant
noise mechanism. Due to this small number of traps, the measured statistical variations of noise can
be even greater than an order of magnitude [22]. Manufacturing process variations of the conduction
parameters (Cox, VT , W and L) show minor impact on the noise variation, while the dominating
influence on the noise fluctuations is from the number of traps randomly distributed in the gate and
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Figure 19: Drain current in the time domain with visible RTS.
at the Si-SiO2 interface, Nt.
Not much work has been devoted to the modeling of statistical effects of 1/f noise. Some statistical
models are described in [41]-[42]. First time in [43] (2005) a statistical nature of 1/f noise has been
implemented in a circuit simulator (BSIM) based on measurements from 200 devices from a 0.18µm
technology. It has been shown that the smaller area devices have a larger spread and that the standard
deviation of the number of traps has 1/
√
WL dependence which is in line with the conclusion from
[42].
5.5 RTS and Switching Effects
In small area MOS transistors (typically with area less than 1µm2) it is possible to observe random
telegraph signals RTS caused by a single carrier trapping-detrapping at the interface. A time domain
plot of the RTS signal is shown in Fig. 19. Transition times from low to high level are random
variables with Poisson distribution (tc ∼ exp(−t/τc) and te ∼ exp(−t/τe)) and time constants capture
time τc and emission time τe represent average values of the high and low time constants respectively.
Fluctuations of a singe trap cause the drain current spectral density with a Lorentzian spectra described
by [22]
SID = 4A∆I
2
D
τ
1 + ω2τ2
(126)
where τ = (1/τc + 1/τe)−1, A = τ/(τc + τe) and ω angular frequency 2pif . An approximated formula
for calculating the amplitude of the RTS drain current is given by
∆ID
ID
=
gm
ID
q
WLCox
(
1− d
tox
)
(127)
with d being distance of the trap to the Si − SiO2 interface. From this formula it can be seen that
the RTS noise amplitude varies as gm/ID. RTS noise is in principle ∆N noise and this dependence is
in line with the method for determining the origin of 1/f noise based on the observation of the drain
current PSD as a function of the transconductance to ID ratio.
As explained when dealing with the ∆N noise theory, summation of the RTS with the right
distribution of time constants gives 1/f noise and it is strongly believed that the RTS noise is one
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of the fundamental noise components. The observations of the individual traps for small devices and
extraction of RTS noise parameters, have given a strong support to the ∆N model.
A study of the RTS noise under high periodic signal excitation has gained increased attention in
the later years because of the observed phenomenon that 1/f noise reduces in a MOSFET when a
periodic large signal is applied to its gate. This was observed for the first time in [44] and during the
last seven years several authors have measured and analyzed this phenomenon. It can be calculated
that the drain current PSD decreases 6dB when applying a periodic gate-source bias voltage with 50%
duty cycle due to a transistor being active only half of the time. In their measurements, the authors
observed an additional noise reduction at frequencies lower than the switching when cycling MOS
from inversion to accumulation. In [45] extra 5-8dB is reported at 10Hz independent on the switching
frequency. The reduction was shown to depend on the accumulation (off) voltage and it was noticed
that the Lorentzian (RTS) spectra disappeared when switching. In [46] it was also shown that for
small devices noise increases for some transistors and that the reduction is observed on average.
When a transistor is switched on and off with a period that is faster than the emission and the
capture time constants of the traps τe and τc, the traps can not follow this fast oscillation and their
occupancy or in other words their trapping and de-trapping activity changes comparing to the steady-
state case occupancy. So the effective time constants of all RTS in the sample will change comparing
to the steady-state and the on time constants will be τc · mc while the off time constant will be
τe/me [47]. It is suggested that these time constants vary periodically and the switching noise is
treated as cyclostationary RTS noise. To explain the observed noise reduction, authors explain that
the distribution of τ of the traps is not uniform in log t [48]. They suggest that the trap density deeper
in the bandgap is lower and that it is these traps that contribute to the noise when switching the
transistor on and off giving reduced noise.
Modeling of the switched noise behavior is described in some newer works by authors from Infineon
and Delft University [49], [50]. However no simulator implementation of the switched bias phenomenon
exist.
Switched biasing is considered a method to decrease a circuit noise interfering with the physical
properties of a device. Besides its use in low-frequency circuits, it is also beneficial for high-frequency
circuits where 1/f noise is upconverted to higher frequencies. Some applications of this principle exist,
for example an amplifier with reduced noise due to switching is shown in [51] and an oscillator in [52].
A very recent overview of the switching phenomenon is given in [48] with some circuit implementation
examples.
Besides practical circuit applications, this phenomenon can also give new insights into the 1/f
noise physics mechanism that has traditionally been studied only in a steady-state operation. In
[53] comparison of the impact of hot-carrier degradation on noise for a steady-state and a periodic
bias is given for n-MOS. Usual increase of Nt and thus 1/f noise due to hot-carrier stress is even
more pronounced for switched bias than steady state bias, and the noise reduction due to switching
diminishes. Other measurement data on p-MOS from [54] show that larger noise reduction can be
achieved with devices having larger tox. Transistors from the same paper follow ∆µ model in all
regions, non-usual for a p-MOS.
52 5 1/F NOISE
In our measurements no reduction due to switching was observed for transistors from fab A at
10kHz.
Another method for reducing the 1/f noise based on the inherent transistor properties might be
based on the work presented in [55]-[56] where it is shown that 1/f noise is decreased 50% if a body
of a transistor working in weak inversion is forward biased. This observation opens a possibility to
design an amplifier with reduced noise if forward body bias is applied to the input transistors working
in weak inversion, which is risky for a product but might be done for research. The explanation for
this phenomenon is found in the McWhorter theory and as this reduction principle relies on the fact
that the noise in weak inversion is caused by the ∆N mechanism, it is first needed to confirm that the
noise origin is ∆N in the technology used.
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Figure 20: Noise measurement set-up.
5.6 Noise Measurement Results
Noise has been measured on transistors from two different technologies. Transistors from fabricator A
have minimum size 0.13µm and transistors from fab B have minimum size 0.35µm. The transistors
have been tested in both weak and strong inversion and in both linear and saturation regions. From
the measurement data noise origin has been determined for all the devices and the physical parameters
have been extracted for the 0.13µm technology. Comparison with the simulations is also shown for
both technologies. For simulations for the transistors from fab A, BSIM3v3 noise model was used,
while for the transistors from fab B only SPICE model parameters were available.
5.6.1 Measurement Set-Up
Measurement set-up used is shown in Fig. 20. For amplifying the drain current noise of the tested
devices a low-noise amplifier AD707JN connected in a transconductane configuration has been used.
Measurements have been performed for different transistor bias voltages supplied from a PC. The
amplifier has been biased using batteries. For providing the variable transistor bias voltage values and
performing measurements, a NI6289 high-precision data acquisition card has been used. Noise spectra
and communication with the card have been obtained with help of NI software. The measurement
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Figure 21: A typical noise spectrum for different bias voltages, VGS=0.24V to VGS=0.52V in 40mV
step, for 10µm/0.5µm n-MOS transistor from 0.13µm technology, VDS=0.45V.
system noise can be calculated from Fig. 20 as
V 2no =
R2f
r2ds
V 2no1 +R
2
fI
2
DSn +R
2
fI
2
Rf
+R2fI
2
n +R
2
fV
2
n
(
1
Rf
+
1
rds
)2
(128)
with rds being transistor drain-source resistance, IDSn transistor drain noise current, Vn and In ampli-
fier noise voltage and current respectively. Calculated noise using (128) matches measurements with a
resistor of known value used as a DUT.
The transistors tested from both technologies have width W=10µm and different lengths. Different
size transistors have common gate, source and bulk connections and separate drain. Prior to noise
measurements, DC characteristics ID(VGS) and gm(VGS) have been measured. As explained in [57],
from the DC characteristics for VDS=50mV using the function
ID√
gm
=
(
W
L
Coxµ0VDS
) 1
2
(VGS − Vth) (129)
the conduction parameters µ0, Vth, ∆L and S
S = (
dlogID
dVGS
)−1 = 2.3
kTη
q
(130)
can be extracted. The values of the conduction parameters extracted for 0.13µm p- and n-transistors
are given in Table 5.
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Figure 22: Lorentzian like spectrum of a small area 10µm/0.13µm n-MOS device.
L (µm) 0.13 0.26 0.5 1 2
Vthn(V ) 0.41 0.395 0.372 0.360 0.336
Vthp(V ) 0.365 0.364 0.353 0.349
Sn (mV/dec) 86.23 84.97 84.19 95.7 97.05
Sp(mV/dec) 96.32 87.62 91.66 92.6
∆Ln (µm) 0.01
∆Lp (µm) 0.015
µ0n (cm2/Vs) 221
µ0p (cm2/Vs) 60
Table 5: Extracted transistor conduction parameters (W=10µm) for n- and p-MOS from 0.13µm
process
5.6.2 Results Discussion
Firstly, the noise data for the 0.13µm technology will be analyzed, afterwards they will be compared to
the measurements from fab B in 0.35µm technology. A typical noise spectrum for different bias voltages
for 10µm/0.5µm n-MOS transistor from the 0.13µm technology is shown in Fig. 21. A spectrum of a
small area 10µm/0.13µm n-MOS device with a Lorentzian shape is shown in Fig. 22. In all the data
presented, this type of spectra usually observed on the top of 1/f noise for small area devices have not
been taken into account. The results presented in the further text, show PSD measured at 1Hz. For
0.13µm the same noise behavior has been observed on three measured samples and the results from
only one of them will be presented. 0.13µm technology devices have oxide thickness 2.4nm, n+/p+
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Figure 23: Normalized drain current noise SID/I
2
D and (gm/ID)
2 ratio (-) versus drain current for
VDS=50mV for n-MOS with various transistor lengths. L=0.13 (◦), 0.26 (¤), 0.5 (×), 1
(•) and 2 (+) µm.
poly gate, shallow trench isolation and Co-silicided drain, source and gate.
To determine between the noise mechanisms involved in generating device noise, a plot showing
the normalized drain current power spectral density SID/I
2
D in ohmic region and the corresponding
(gm/ID)2 ratio versus transistor drain current is usually used [22]. This plot is shown in Fig. 23 for n-
transistors for several dimensions and in Fig. 24 for p-transistors for several dimensions. As it was shown
by (98), if there is a good correlation of the drain current noise with the corresponding transconductance
to drain current ratio squared, the number fluctuation model dominates. On the other hand, if this two
curves are uncorrelated, an additional noise mechanisms exist. In our measurements, a good correlation
is observed for n-transistors, while for p-transistors a departure from the (gm/ID)2 characteristics in
strong inversion can be explained by the influence of the additional correlated mobility fluctuation. In
weak inversion, a plateau is observed for both types of devices showing that the drain current PSD has
a quadratic dependence of drain current as it is predicted by the number fluctuations model. Based
on this a formula
SID =
q4Nt
kTWLγC2oxη
2
I2D
f
(131)
can be used for extracting the oxide trap density Nt. A value of the weak inversion slope factor η
obtained from the DC measurements and shown in Table 5 is used in the formula. For both types of
devices, the value of Nt is about 3 · 1017− 4 · 1017(eV −1cm−3). Nt extracted from the measurements in
strong inversion for n-transistors using the strong inversion noise formula matches the value for weak
inversion.
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Figure 24: Normalized drain current SID/I
2
D noise and (gm/ID)
2 ratio (-) versus drain current for
VDS=50mV for various p-MOS transistor lengths. L=0.13 (◦), 0.26(¤), 0.5 (×) and 1 (•)
µm.
Another method for determining the noise origin is plotting the input referred noise power spectral
density as a function of the gate source voltage. In Fig. 25 the input noise is plotted as a function
of the effective gate-source voltage for n-transistors and in Fig. 26 for p-transistors for VDS=50mV.
From these figures, the noise origin observed in Fig. 23 and 24 can be confirmed by the fact that
the input noise does not depend on VGS for n- transistors while it is proportional to VGS-Vth for
p-channel transistors. This is as predicted by the formulas (92) and (55) respectively. Sometimes
observed SID dependence on VGS for high overdrive voltages due to the series resistance can not be
observed for relatively low bias voltages in Fig. 25. The solid lines in Fig. 25 and 26 are results obtained
by simulations. It can be seen that the simulator model predicts very well the noise of p-transistors,
while discrepancies exist for the n-channel in linear region. The model predicts a dependance on the
gate bias similar to a p-channel bias dependance. This might be due to the fact that for a correct
modeling when the ∆N model dominates, similarly to αH , the NOIB model should be proportional to
(VGS − Vth)−1 as explained in the subsection on BSIM model. Besides that, it can be seen in Fig. 25
that the model provides different value of the flatband voltage comparing to the measured.
The mean value of αH for p-transistors with different dimensions is about 4 · 10−4. This value is
obtained from the measurement data by using a formula with SID expressed as a function of ID, VGS
that does not require the measurement of the mobility attenuation factor θ (3). The values of αs for
p-channel transistors, extracted using the equation (105) have the values 3 · 105 − 9 · 105. The values
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Figure 25: Input referred noise SVg versus gate overdrive voltage for VDS=50mV for various n-MOS
transistor lengths. Simulation (-), L=0.13 (◦), 0.26(¤), 0.5 (×), 1 (•) and 2 (+) µm.
extracted are similar to the the values reported for the same technology node [34].
SID versus drain current for VDS=0.45V for various dimensions of p- and n-transistors is shown in
Fig. 27 and 28 along with the simulated data. As expected, the drain current spectral density shows a
quadratic dependence on the drain current in weak inversion for VDS=450mV as for 50mV. Similarly
to the data for transistors working in linear region, measurements for p-channel transistors match very
well simulations while for n-transistors discrepancies are observed. The simulated results from Fig. 27
predict the same dependance on drain current as measured and the difference observed might be due
to a batch to batch parameter variation.
After analyzing the first technology data A, we proceed with the data analysis of the 0.35µm
technology B. Measured transistor dimensions are the same as for fab A and the same measurement
setup has been used for both technologies.
In Fig. 29 the drain current PSD is plotted as a function of drain current for a 10µm/0.5µm
transistor for VDS=50mV and for VDS=0.45V for n-transistors (upper two curves) and for p-transistors
(lower two curves). As expected p-transistors have about one decade lower noise. It can be noticed
that for both types of devices for lower drain currents (weak inversion), noise spectral density has
quadratic dependance on the drain current for any value of the drain-source voltage. Going out of
the subthreshold operation region, the curve for low VDS departs from the one for saturation region
for both n- and p-devices. This behavior in weak inversion confirms the results for the technology A
and the majority of experimental data that the noise in weak inversion is due to ∆N model for both
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Figure 26: Input referred noise SVg versus gate overdrive voltage for VDS=50mV for various p-MOS
transistor lengths. Simulation (-), L=0.13 (◦), 0.26(¤), 0.5 (×) and 1 (•) (+) µm.
types of devices. From the curves in strong inversion in linear region it can be seen that the noise PSD
becomes constant for increased current. As explained before, this reveals that in this technology noise
in both p- and n-transistors originates from the number fluctuation theory. This has been observed
before, for example in [17], but is not the most common case. The most common case is that the
noise of the p-channel transistors shows dependence on the gate bias according to the ∆µ theory. That
that is not the case here can be verified by plotting the input referred noise PSD as a function of the
gate bias voltage (Fig. 30, input referred noise for 10µm/0.5µm n- and p-MOS, VDS = 0.45V ). It can
be seen in the latter figure that both n- and p-MOS show similar dependance on the input voltage
and no clear increase for p-transistors can be noticed contrary to what was observed for p-MOS from
technology A. Even though technology A has smaller minimum device length expecting to give larger
noise fluctuations among samples, different samples showed the same behavior, while the data from
fab B show greater spread and therefore several samples’ data are shown in Fig. 30. In the same figure,
noise predicted by simulations is shown by full lines. It can be noticed that besides the fact that the
simulated noise is greater than measured for the devices in strong inversion, the simulator can not
predict a proper bias dependence for transistors in weak inversion. This is not surprising as the noise
model used is a simple SPICE model (106), which as already explained can predict only ∆N noise in
strong inversion. Unfortunately that was the only model provided by the foundry.
To compare further more the noise data from the two foundries, in Fig. 31, the drain current PSD
as a function of ID for n-transistor 10µm/0.5µm is shown for VDS=50mV and for VDS=450mV for fab
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Figure 27: Drain noise spectral density SID versus drain current for VDS=450mV for various n-MOS
transistor lengths. Simulation (-), L=0.13 (◦), 0.26(¤), 0.5 (×), 1 (•) and 2 (+) µm.
A (light) and for fab B (dark). Full lines are simulated results. It can be noticed that the transistor
technology with greater minimum size device has less noise in strong inversion, and more noise in weak
inversion for the same current through the devices comparing to the fab with minimum size device
0.13µm. In the ohmic region the noise current is constant for greater bias in both cases, i.e. ∆N model
dominates for n-MOS for both technologies.
The plot corresponding to Fig. 31 for p-transistors is shown in Fig. 32. Again the dark curve is
the noise of a device B with dimensions 10µm/0.5µm in linear (VDS=50mV) and saturation region
(VDS=450mV) and the light curve is the noise of a 10µm/0.5µm device from fab A in linear and
saturation region. Comparing the two technologies, it can be noticed that the noise of the p-MOS of
fab A increases with increased bias current in both regions, while it saturates in the linear region for
fab B. As explained previously, this is because the noise of p-transistors of these two technologies has
a different origin. While the noise of the transistors of fab B is due to number fluctuation model, the
transistors A show noise due to mobility fluctuations in strong inversion. In weak inversion, noise is
∆N in both cases. It can be also noticed, that the noise of the p-device in 0.35µm technology is much
less than the noise of the p-device in 0.13µm technology or comparing with Fig. 31 that a p-MOS
from fab A is almost as noisy as the n-MOS from the same technology. Traditionally p-MOS has been
known for its low-noise because of its buried channel behavior. However in newer technologies, similar
to the one used here, it has been shown that a p-MOS with p+ poly gate ’surface channel’ is noisier
than a traditional n+ or Al gate p-MOS [1].
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Figure 28: Drain noise spectral density SID versus drain current for VDS=450mV for various p-MOS
transistor lengths. Simulation (-), L=0.13 (◦), 0.26(¤), 0.5 (×) and 1 (•) µm.
10−7 10−6 10−5 10−4
10−21
10−20
10−19
10−18
10−17
10−16
ID (A)
S I
D
 
(A
2 /H
z)
 
 
VDS=0.45V
VDS=0.05V
VDS=0.45V
VDS=0.05V
nMOS
pMOS
Figure 29: Drain noise spectral density SID versus drain current for VDS=450mV and for VDS=50mV
for 10µm/0.5µm n-MOS (upper two curves) and p-MOS (lower two curves) from fab B.
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Figure 30: Input referred noise SVg versus VGS for VDS=450mV for 10µm/0.5µm n-MOS and p-MOS
transistors from fab B. Full lines are simulation results (SPICE).
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Figure 31: Drain noise spectral density SID versus drain current for VDS=450mV and for VDS=50mV
for 10µm/0.5µm n-MOS transistors from fab A (light) and fab B (dark). Full lines are
simulation results (fab A BSIM, fab B SPICE).
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Figure 32: Drain noise spectral density SID versus drain current for VDS=450mV and for VDS=50mV
for 10µm/0.5µm p-MOS transistors from fab A (light) and fab B (dark). Full lines are
simulation results (fab A BSIM, fab B SPICE).
5.6.3 Gate-leakage and Drain Resistance Current Noise
In new technologies with downscaling, gate-leakage current and drain resistance noise influence become
significant. To demonstrate this effect Fig. 33 is borrowed from [35]. In that figure SID and SID/I
2
D
versus ID are shown for n-MOS transistors from ST Microelectronics fabricated in 45nm and 30nm
technology. Apparently the gate noise has very pronounced influence.
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Figure 33: SID and SID/I
2
D in the ohmic region versus drain current for 0.45nm, tox=1.5nm (A) and
0.35nm, tox=1.2nm (B) n-MOS. The figure is taken from [35].
6 Conclusion II
In this chapter, an overview of the existing theories explaining transistor 1/f noise origin has been
presented. Derivation of the formulas showing physical noise parameters and transistor parameters
dependance has been summarized. Some improvements proposed in the literature of the usually used
noise formulas have been mentioned while investigating weaknesses and incompleteness of the existing
models. An overview of the simulator models has been given as well. Experimental data from the
literature have been collected, summarized and some conclusions drawn. Finally our experimental
results for two technologies have been described and compared with simulations. The experimental
part of this work demonstrates how noise can be measured and analyzed and how the noise parameters
can be extracted from the noise data. It reveals that a priori noise origin is difficult to know which is
what complicates the noise modeling. It also shows that it is difficult to compare noise from different
technologies and that a lot of measurements is necessary for a proper noise model. The statistical
nature of noise makes modeling even more difficult, what has also been demonstrated. Some general
observations of the influence of technology scaling on noise have been presented and experimentally
verified and some new research areas and phenomena such as switched transistor noise have been men-
tioned. Lastly, since the noise model is usually provided to a designer by a foundry, this experimental
work reveals relevant information to a designer about how characterization and modeling should be
done and what level of confidence in the model provided one can have. However, this overview clearly
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shows that despite its long research tradition, with constant process changes and scaling 1/f noise will
still remain a task to explore. In the next part of this thesis we will apply the knowledge on noise
gained by now and physical noise parameters obtained by the extraction methods described here to
optimize a preamplifier for a capacitive source (i.e. condenser microphone).
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7 Noise Optimization of Preamplifiers for Capacitive Microphones in
CMOS
In this chapter of the thesis we apply previously described transistor noise analysis to a problem of
noise optimization of a preamplifier for a capacitive microphone.
CMOS circuitry is easily integrated with increasingly popular capacitive MEMS microphones. In
addition to sensing the microphone signal, CMOS electronics provides microphones with new func-
tionalities such as a digital output. Evolution of CMOS technology with transistor size scaling allows
increased functionality in a small silicon area. If the microphone has negligible intrinsic noise, in a
properly designed front-end, a signal-to-noise ratio (SNR) is limited by the input transistor noise. Op-
timization of a microphone preamplifier input transistor, done with respect to sensor, is an important
design task that includes choices of an optimal transistor type (p- or n-), choices of an optimal length
L and width W as well as a choice of transistor operating point. Optimization is strongly dependant
on transistor model parameters and can become a challenging task as submicron technologies are often
developed and characterized for digital design.
A general noise optimization methodology for amplifiers with a capacitive source can be applied
to a microphone preamplifier. An electret microphone preamplifier basic noise considerations for a
traditionally used JFET are compared with MOSFET in [1]. Noise optimization procedure of amplifiers
with capacitive sources is a well-known procedure, described in [2], where thermal noise and flicker
noise described by a simple empirical formula have been optimized for an input transistor working in
strong inversion in saturation. Noise optimization for charge amplifiers, which are also amplifiers with
a capacitive source, with enhancements for thermal noise in moderate inversion region has recently
been discussed in [3]-[4] using the EKV MOS model formulas. Enhancement for flicker noise taking
into account its dependence on the pMOS overdrive voltage have been considered in noise optimization
of charge amplifiers in [5]. Analog designers prefer empirical formulas for flicker noise optimization as
the physics based 1/f noise models were complicated or not general enough [6]. Recently, in [6]-[7]
relatively simple physics based flicker noise model formulas have been presented that are valid for any
region (EKV model) of operation and describe the two existing flicker noise mechanisms.
In this work, we use the described EKV model formulas for noise optimization of a preamplifier for
a MEMS microphone with a p-type input transistor. Thermal noise optimization has been revisited
and flicker noise optimization has been done if a mobility fluctuation (∆µ) model has been used as well
as if a number fluctuation (∆N) flicker noise model has been used. Flicker noise parameters oxide trap
density Nt and Hooge parameter αH extracted from measurement data as explained in the chapter on
flicker noise have been used. Microphone total noise optimization with an A-weighting filter [8] has
been analyzed for two technologies and an optimal transistor dimensions choice discussed. Calculations
are done for a microphone with capacitance 5.6pF which is the value of the microphone used in this
thesis.
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Figure 34: A simplified schematic of a microphone preamplifier.
7.1 Microphone Preamplifier Noise
A simplified schematics of a preamplifier with a microphone is shown in Fig. 34. Input referred noise,
V 2ni, referred to the intrinsic transducer source Vm, of a microphone and a preamplifier can be calculated
as
V 2ni(f) = V
2
nm +
I2Dn
g2m
(
Cm + Cp + Cg
Cm
)2
+
4kT
Rbω2C2m
+
4kT
Rout · g2m
(
Cm + Cp + Cg
Cm
)2
(132)
where Vnm is the microphone intrinsic noise, IDn is the transistor drain current power spectral density,
gm is the transistor transconductance, Cp is a parasitic capacitance seen between the transistor gate
and ground and Cg is the gate capacitance of the input transistor. 4kT and ω have their usual meaning,
Rb is a bias resistance from the transistor gate to ground and Rout is the amplifier output resistance
Rd ‖ rds where rds is the amplifier output resistance.
For achieving a maximum SNR (equal 20 · log VmVni,rms ), the preamplifier input referred noise needs
to be minimized. Neglecting the microphone noise, and disregarding the noise contribution of Rout and
Rb which are minimal in a proper design, the SNR of the system is typically limited by the strongly
technology dependant transistor noise.
MEMS microphone capacitance is typically several pico Farad; all the calculations here are for a
microphone with capacitance Cm=5.6pF and with parasitic capacitance due to microphone preamplifier
interconnection Cp=0.5pF.
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7.1.1 Microphone Preamplifier Noise Optimization Basics
For a transistor working in strong inversion, transistor gate capacitance Cg can be calculated as
Cg =
2
3
CoxWL+ 2COVW (133)
where COV is a gate-source and gate-drain overlap gate-diffusion capacitance per channel width. Tran-
sistor transconductance in strong inversion in saturation is
gm =
√
2µCox
W
L
ID (134)
µ is the channel mobility, Cox is the gate oxide capacitance per unit area, W channel width, L channel
length and ID transistor drain current.
Transistor gate-referred noise (V 2ng =
I2Dn
g2m
) equal to the sum of thermal and flicker noise is
V 2ng =
4kTγ
gm
+ V 2ngf (135)
where 4kT have their usual meaning and γ is close to 23 for long-channel devices in strong inversion.
If the transistor flicker noise follows the number fluctuation (∆N) theory, the input-referred flicker
noise PSD in strong inversion in saturation Vngf is [9]-[10]
V 2ngf∆N =
K∆N
WLC2oxf
(136)
On the other hand, if the flicker noise is due to mobility fluctuation, the input-referred flicker noise
PSD is bias dependant and can be expressed in strong inversion in saturation by
V 2ngf∆µ =
K∆µ
WLCoxf
(VGS − VT ) (137)
VGS is a gate-source voltage, VT threshold voltage, f frequency and K∆N and K∆µ are technology
dependant parameters.
In weak inversion, gm is proportional to drain current, γ is close to 12 and Cg =
η−1
η CoxWL+2CovW
(η is a weak inversion slope factor). Flicker noise in weak inversion can be expressed by using equations
from [9].
By differentiating the transistor noise with a microphone in (132) with respect to W and equating
the derivative to zero simple formulas can be obtained for a transistor working in strong inversion in
saturation [2]. Thermal noise for a transistor with a capacitive source working in strong inversion in
saturation is minimal if
Cg =
Cm + Cp
3
(138)
and ∆N flicker noise in strong inversion in saturation is minimized if
Cg = Cm + Cp (139)
Noise minimum will then be
V 2ngf∆N,min =
8
3
K∆N
Coxf
Cm + Cp
C2m
(140)
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Figure 35: Moderate inversion limits for pMOS from technologies shown in Table 6 for a minumal
transistor length.
7.2 Noise Optimization Enhancements Using EKV Model
Circuit designers widely use simple formulas for strong inversion presented so far. Moderate inversion
region spans through two decades of transistor currents and is very important for applications where
current consumption is limited; often, the input transistor of a front-end operate in moderate to weak
inversion.
Moderate inversion region can be described by EKV model [7] which is based on relatively simple
analytical expressions valid in all regions of operation. Additionally, the EKV model uses physical
noise parameters for flicker noise modeling, while a commonly used BSIM3v3 MOS transistor noise
model relies on non-physical fitting parameters non-convenient for hand calculation.
Transitions between the regions using EKV model (weak, moderate and strong inversion) are
described by the inversion coefficient which is in saturation equal to
ifor =
IDL
2ηU2TµCoxW
(141)
UT is the thermal voltage. For ifor < 0.1 a transistor is in weak inversion, while for ifor > 10 it is
in strong inversion; moderate inversion takes place for 0.1 6 ifor 6 10. In Fig. 35 moderate inversion
limits are shown for a minimum length transistor for pMOS technologies from Table 6 (0.13µm CMOS,
0.18µm CMOS and 0.6µm thick oxide CMOS from a 0.18µm process). In calculations the slope factor
η is assumed to be 1.3.
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MOS Lmin(µm) tox(nm) µ∗0(cm2/Vs) Nt(eV −1cm−3) αH C∗gso,gdo(
F
m)
n 0.13 2.4 280 4 · 1017 2.161·10−10
p 0.13 2.4 67 3.6 · 1017 6.4 · 10−5 1.105·10−10
n 0.18 3.6 758∗ 2.9·10−10
p 0.18 3.6 92∗ 3.25 · 10−5 1.9·10−10
t.o. n (0.18µm) 0.6 13.6 406∗ 1.2·10−10
t.o. p (0.18µm) 0.6 13.6 199∗ 3.499 · 1016 3.25 · 10−5 1·10−12
∗ data from BSIM3v3 model file
Table 6: Technology parameters used in calculations.
Using the EKV model, transistor gm in saturation is described by
gm =
2ID
ηUT
(√
4ifor + 1 + 1
) (142)
capturing the square root reliance on ID in strong inversion, linear reliance on ID in weak inversion, as
well as a large range of values in moderate inversion where none of these two dependencies are valid.
7.2.1 Thermal Noise Enhancements
Thermal noise factor γ is given by
γ =
1
1 + ifor
(
1
2
+
2
3
ifor
)
(143)
and equals 12 in weak inversion and
2
3 in strong inversion.
Transistor gate capacitance Cg is equal to
Cg =
1
η
(η − 1 + cGS + cGD)WLCox + 2COV (144)
where cGS and cGD are normalized intrinsic gate-source and gate-drain capacitance and COV is the
overlap capacitance. To capture the gate capacitance bias dependance in saturation, a simplified
equation can be used
cGS + cGD =
1
3
(
1
2
√
4ifor + 1− 12
) (√
4ifor + 1 + 2
)(
1
2
√
4ifor + 1 + 12
)2 (145)
By plugging in (141)-(145) in (132), the transistor input referred thermal noise
V 2ngt(ID,W,L) =
4kTηγ(ID,W,L)
gm(ID,W,L)
(
Cm + Cp + Cg(ID,W,L)
Cm
)2
(146)
can be expressed as a function of ID, W and L for any region of operation.
From dV
2
ngt(ID,W,L)
dW = 0 an optimal W can be calculated as a function of drain current for several
transistor lengths. These optimal values are shown in Fig. 36 along with the corresponding thermal
noise minima. The plot is for 6V thick oxide pMOS transistor with minimum length Lmin = 0.6µm
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Figure 36: Calculated minimal thermal noise (left scale) and optimal width (right scale) vs. drain
current for thick oxide p-type transistors from 0.18µm CMOS.
from a 0.18µm CMOS digital technology. Process parameters used for calculations are shown in
Table 6.
It can be seen from Fig. 36 that the optimal thermal noise is minimal for minimal transistor length
and decreases with the drain current.
In Fig. 37, corresponding transistor capacitance for achieving the optimal thermal noise is shown
along with the ifor for the calculated optimal width. Clearly, optimal Cg in strong inversion is equal
to (138). A similar analysis is explained in [3], for a charge amplifier, and an analytical formula for
the optimal width for thermal noise in moderate inversion is proposed. Proposed analytical formula
for the optimal transistor width is
Wtopt =Wsi
1
1 +A ·
(
Wsi
ifor·W
)m (147)
where Wsi is a strong inversion optimum and A and m constants found by numerical optimization.
7.2.2 Flicker Noise Enhancements
Flicker, or 1/f noise is a dominant noise source in low-frequency analog circuits. Two theories exist
about the flicker noise origin: ∆N , number fluctuation theory and ∆µ, Hooge model or mobility
fluctuation theory; more precisely three including ∆N − ∆µ theory as we have seen in the previous
chapter. Majority of experimental data up to date show that pMOS transistors follow ∆µ theory and
nMOS transistors ∆N theory, however in weak inversion often both types follow ∆N theory. Physical
parameters used to quantify how ’clean’ a technology is concerning the flicker noise are the oxide trap
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Figure 37: Calculated transistor capacitance for minimal thermal noise (left scale) and ifor for the
optimal width (right scale) vs. drain current for thick oxide p-type transistors from 0.18µm
CMOS.
density Nt for ∆N model and Hooge constant αH for ∆µ model. With technology scaling, as the gate
oxide thickness is decreasing, a process is more noisy and these parameters are increasing [9].
Circuit designers usually use a simple expression (136) for 1/f noise calculation. BSIM3v3 extrap-
olates flicker noise in moderate inversion using tree fitting parameters which is inconvenient for hand
calculations. EKV model formulas valid in all operating regions and describing the two physical noise
mechanism have been recently presented. ∆N model is described in [6]-[7] and in ∆µ in [6]. The
formulas have been used for noise optimization with noise parameters derived from measurement data
which are displayed in Table 6. It is assumed in calculations that η is 1.3.
∆µ Flicker Noise Enhancements
From [7], flicker noise of a microphone preamplifier due to mobility fluctuations noise of a transistor
working in saturation in weak, moderate or strong inversion can be expressed by
V 2ngf∆µ =
kTηαH
WLCoxf
1
2
(
1 +
√
4ifor + 1
)(
1 +
2.3 · √ifor
ifor
)
×
(
Cm + Cp + Cg
Cm
)2
(148)
∆N Flicker Noise Enhancements
On the other hand, ∆N flicker noise is given by
V 2ngf∆N =
q2kTNt
WLγC2oxf
(
1 +
√
4ifor + 1
2
)2
ln(1 + 4ifor)
4ifor
×
(
Cm + Cp + Cg
Cm
)2
(149)
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Figure 38: Flicker noise calculations and measurements for thick oxide pMOS with W=600µm,
L=3µm.
where γ is the tunneling constant of the traps (108/cm) and q electron charge.
The difference between the two models can be seen in Fig. 38; flicker noise PSD at 1Hz is displayed
as a function of drain current when calculated by using (148) and (149) for an amplifier loaded with a
microphone with Cm=5.6pF and Cp=0.5pF. In the same figure, PSD at 1Hz is plotted as a function
of drain current when calculated for the transistor only if ∆µ model applies as well as if ∆N model
applies. As explained in literature, flicker noise dependence on bias is more pronounced for mobility
fluctuations model than for number fluctuations model; for number fluctuations model, noise is almost
constant, while for mobility fluctuations, it is minimal in the moderate inversion region. Calculations
are done for a thick oxide pMOS transistor with W=600µm and L=3µm with parameters from Table 6
and measurement results for the same transistor are plotted (dots) along with calculations in Fig. 38.
The measurements are done on the amplifier explained in the next part of this thesis. From Fig. 38
it can be clearly seen that thick oxide pMOS measured follow mobility fluctuation model for the
technology used.
Solution for the
dV 2ngf∆µ(ID,W,L,1Hz)
dW = 0 is shown in Fig. 39 as a function of drain current for several
transistor lengths (thick oxide transistors). The minimal noise for that optimal W is shown in the same
figure and the inversion coefficient ifor for that optimal W in Fig. 40 along with the calculated gate
capacitance for the optimal width. It can be also seen that the minimal ∆µ flicker noise is obtained
when the transistor is working in moderate inversion with an inversion coefficient ifor close to two. It
can be seen that the noise minimum is equal independent of the transistor length and it is beneficial
to use an L greater than the minimum as the same minimum noise can be achieved with less current.
In the same figure it can bee seen that for high currents, when a transistor is working in strong
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Figure 39: Calculated minimal ∆µ flicker noise (left scale) and optimal width (right scale) vs. drain
current for thick oxide p-type transistors from 0.18µm CMOS.
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Figure 40: Calculated optimal transistor capacitance for minimal∆µ flicker noise (left scale) and ifor
for the optimal width (right scale) vs. drain current for thick oxide p-type transistors from
0.18µm CMOS.
inversion, for the same drain current noise optimum is increasing with increased transistor length.
On the other hand, for low currents when a transistor is working in weak inversion, noise optimum
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Figure 41: Calculated minimal ∆N flicker noise (left scale) and optimal width (right scale) vs. drain
current for thick oxide p-type transistors from 0.18µm CMOS.
is less for a longer transistor. By curve fitting of the optimal width curve for a transistor working
in moderate inversion plotted in Fig. 39 an analytical solution for Wopt can be found. Using hand
calculations, it is possible to find a derivative of (148) with resect to WL for ifor=2. For ifor = 2,
Cg ≈ 0.55WLCox + 2Cov = αWLCox, where notation with a proportionality constant α is introduced
to simplify the analysis. It can be shown that the minimum noise is achieved for Cm+Cp =WLCoxα
and the minimal noise would then be
V 2ngf∆µ,min =
4αkTηαH
f
(2 + 2.3
√
2)
Cm + Cp
C2m
(150)
It can be noticed that the minimum depends only on the noise parameter αH . The minimum is achieved
for an optimal transistor area and for greater transistor lengths and less W, ifor = 2 is obtained at
lower currents.
Solution for the
dV 2ngf∆N (ID,W,L,1Hz)
dW = 0 is shown in Fig. 41 as a function of drain current for
several transistor lengths. The minimal noise for that optimal W is shown in the same figure and the
inversion coefficient ifor for that optimal W in Fig. 42 along with the gate capacitance for the optimal
width. From Fig. 41 it can be seen that the optimal ∆N flicker noise is minimal for a transistor in
weak inversion and with minimal length.
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Figure 42: Calculated optimal transistor capacitance for minimal ∆N flicker noise (left scale) and
ifor for the optimal width (right scale) vs. drain current for thick oxide p-type transistors
from 0.18µm CMOS.
7.3 Preamplifier Total Noise Optimization
The SNR of the microphone with the amplifier is calculated as the microphone signal Vm for sound
pressure level of one Pascal divided by the A-weighted integrated (20Hz-20kHz) input referred noise or
SNR = 20 · log
 Vm√∫ 20kHz
20Hz A
2(f) · V 2ni(f)df
 (151)
where the standard A-weighting filter function typically used is
A(f) =
1.87192 · 108f4
(f2 + 20.62)(f2 + 122002)
√
f2 + 107.72
√
f2 + 7382
(152)
An amplifier output noise spectrum with and without A-weighting filter is shown in Fig. 43.
A-weighting filter follows the sensitivity of a human ear.
Neglecting the microphone own noise, the total A-weighted rms input noise consisting of transistor
flicker noise, transistor thermal noise and bias resistor noise can be calculated as
V 2ni,A−W,rms =
∫ 20kHz
20Hz
A2(f)
f
·V 2ngf (1Hz)df +
∫ 20kHz
20Hz
A2(f) ·V 2ngtdf +
4kTfp
Cm2pi
∫ 20kHz
20Hz
A2(f)
f2
df (153)
with fp being the lower cut-off frequency of the transfer function from the microphone to the amplifier
output (fp = 12piCmRb ). The noise contribution due to the amplifier output resistance is neglected. If
A-weighting factor for each contribution is calculated, we obtain
V 2ni,A−W,rms = 3.57 · V 2ngf (1Hz) + 12448.6 · V 2ngt +
4kTfp
Cm2pi
· 0.00263 (154)
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Figure 43: An amplifier output noise with and without A-weighting filter.
Without A-weighting, integrated (20Hz-20kHz) thermal noise squared from (154) should be multiplied
with 1.6 times greater coefficient and flicker noise squared at 1Hz with 1.93 times greater coefficient.
7.3.1 Technology Comparison
Noise optimization for a capacitive microphone is studied for pMOS transistors for three cases: thick
oxide transistors with minimum length 0.6µm from a 0.18µm CMOS process, thin oxide transistors
from the same technology (0.18µm CMOS) and transistors from a 0.13µm CMOS process. Parameters
used in calculations are displayed in Table 6. Values of Nt and αH for thick oxide transistors and
for transistors from 0.13µm process are extracted from noise measurement data. It is assumed in
calculations that the noise parameters for 0.18µm thin oxide transistors are the same as for the thick
oxide transistors from the same technology. Usually flicker noise of the thin oxide transistors is slightly
higher than the noise of the thick oxide transistors from the same technology [11]-[13]. Measurement
results show that for p-MOS transistors used here from 0.18µm CMOS (both thick and thin oxide),
flicker noise follow ∆µ noise theory. 1/f noise of p-MOS from 0.13µm process is ∆N in weak inversion
and ∆µ otherwise. Microphone capacitance is 5.6pF and parasitic capacitance 0.5pF.
Choice of the Overall Optimal Device
Minimal total transistor noise calculated using (154) for the thick oxide transistors is shown in
Fig. 44 for several transistor lengths and drain currents along with the optimal width for which the
noise minimum is obtained. Calculations are done using ∆µ model, and it can be seen that for L
less than 3µm optimal drain current ID and transistor width Wopt are very close to the optimum
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Figure 44: Calculated minimal total noise (left scale) and optimal width (right scale) vs. drain
current for thick oxide p-type transistors from 0.18µm CMOS.
calculated for flicker noise only shown in Fig. 39, i.e. ifor for the minimal noise is close to 2 and the
noise minimum is independent of the transistor length. With increased transistor length, thermal noise
increases and the total noise minimum is achieved for somewhat larger currents than the flicker noise
minimum; for L = 4µm the total noise minimum is achieved at ifor around 5. The minimal rms noise
that can be obtained with this technology is 1.8 · 10−12V 2rms with minimal L and ID 2mA. If L = 2µm
is used, a minimum of 2 · 10−12V 2rms is obtained for 200µA.
In Fig. 45 calculations of the minimal total A-weighted integrated noise versus drain current are
shown for thin oxide transistors from 0.18µm CMOS process for several transistor lengths. Optimal
transistor width is shown in the same figure. The same noise parameter as for thick oxide transistors
is used for noise calculations. For the dimensions plotted, thermal noise is not significant and the
optimum conditions are equal to the flicker noise optimum which is achieved for ifor around 2. The
noise optimum is independent on the transistor length and for lower current consumption, a non-
minimal transistor length should be used. The thermal noise becomes noticeable and the total noise
minimum increases for L between 1µm and 2µm. From the figures, it can be seen that the minimal
rms noise that can be obtained by using thin oxide transistors from this technology is almost the same
as when using thick oxide transistors from the same process for relatively small transistor lengths;
this is because flicker noise is dominant, αH factor same for both types of transistors and flicker noise
optimum doesn’t depend on Cox. Using a higher αH for thin oxide than thin oxide transistors, thick
oxide show better noise performance. As a comparison, if ∆N model was valid with the same Nt
for both thick and thin oxide transistors, less minimum 1/f noise would be achieved with thin oxide
transistors from 0.18µm CMOS than thick oxide transistor from 0.18µm CMOS as the noise optimum
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Figure 45: Calculated minimal total noise (left scale) and optimal width (right scale) vs. drain
current for p-type transistors from 0.18µm CMOS.
for this case would be proportional to Nt/Cox.
In Fig. 46(a), calculations of the total minimal A-weighted rms noise versus drain current are
shown for transistors from a 0.13µm CMOS process for several transistor lengths if ∆µ model is used
as well as if ∆N model is used for flicker noise. As shown in Fig. 41, using ∆N model minimal flicker
noise increases with drain current and is minimal, almost constant, in weak inversion and minimal for
minimal transistor length. However, reducing the drain current leads to increased thermal noise and
therefore the total noise minimum in Fig. 46(a) is in weak inversion at a point where the thermal noise
is not significant. The noise minimum shown in the same figure increases with transistor length and
for L less or equal 0.6µm, the optimum is in weak inversion, i.e. ifor calculated for the width that the
noise minimum is obtained with is less than 0.1. With L=0.13µm a noise minimum of 1.8 ·10−12V 2rms is
obtained for 300µA and Wopt=9mm. If L=0.6µm is used and at 60µA, noise minimum will be slightly
higher. In Fig. 46(c), the optimal corresponding to the minimal noise from Fig. 46(a) is shown and
in Fig. 46(b), the corresponding inversion coefficient is displayed. As the pMOS transistors from this
process have flicker noise due to both mechanisms, optimization using ∆µ model is shown in Fig. 46(a)
as well. Using the ∆µ model, the total noise optimum is for conditions when ifor is close to 2, where
the flicker noise optimum is. In saturation, when this model is valid the optimal noise increases with
transistor length.
This analysis presented shows that even though the 0.13µm process is more noisy than 0.18µm
process, using it and biasing a transistor in weak inversion, a good noise performance can be achieved.
Another observation is that for all the cases described, optimal performance with the microphone used
is achieved in moderate/weak inversion and a simple analysis for a strong inversion case is insufficient.
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Figure 46: Noise optimization for p-type transistors from 0.13µm CMOS.
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Figure 47: Calculated minimal total noise for pMOS for three technologies, with the same length
L=0.6µm.
7.3.2 Bias Resistor Influence
Integrated A-weighted noise of the bias resistor Rb can be calculated as
kT
pi2C2mRb
∫ 20kHz
20Hz
A2(f)
f2
df =
kT
pi2C2mRb
· 0.00263 (155)
With Cm=5.6pF, noise contribution for several values of the bias resistor can be calculated and Rb can
be chosen that doesn’t contribute to the total noise significantly. More precisely Rb can be calculated
using
kT
pi2C2mRb
∫ kT
pi2C2mRbV
2
ngf
(1Hz)
20Hz
A2(f)
f2
df (156)
where V 2ngf (1Hz) is flicker noise at one Hertz. As an example, using Fig. 46(a) and Fig. 39 total noise
for thick oxide transistors with L=0.6µm has a minimal value of 1.87 · 10−12V 2rms and flicker noise at
1Hz which is also minimal for this case equal to 4.97 · 10−13V 2rms. Replacing that value of flicker noise
at 1Hz in (156), it can be calculated that the bias resistor noise is 10% of the minimal transistor noise
for Rb=57GΩ i.e. for pole frequency 0.5Hz.
8 Conclusion III
Thermal noise optimization for capacitive sources has been revisited. Flicker noise formulas valid in
all regions and using physic based noise models have been applied for optimization of a microphone
preamplifier. The computation show that ∆µ flicker noise of the preamplifier with the microphone
is minimal for moderate inversion operation of the input transistor and the minimum is reached for
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ifor close to 2. Total noise optimization with A-weighting filter has been done for three types of
devices with noise parameters extracted from measurement data. The analysis performed gives design
guidelines for obtaining an optimal noise performance of a transistor interfacing a capacitive source.
It has also been verified that choosing a minimal transistor length is not always an optimal design
choice re. minimal current consumption. Calculations with the physical parameters presented give
an insight into technological noise limits for a process, and are a tool applicable to other technologies
as well. Comparing to a commercially available BSIM3v3 circuit simulator model, using three fitting
parameters for flicker noise model, the EKV model used in the calculations is much more convenient for
hand calculations and computer-based analysis. Maple files used for calculations here can be used as
an in-house simulator for the optimization of preamplifiers with a capacitive source based on physical
noise parameters. At the moment, no simulator can be found using the formulas presented.
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9 Preamplifier for Two Microphones
9.1 Increasing the SNR by Using Two Microphones
One of the key parameters of a microphone is its equivalent input noise. It is calculated in dB(A) SPL
where dB is relative to sound pressure level (SPL) of 20µPa and A refers to A-weighting filter function
used for weighting the noise power spectrum. Conventional microphones with a larger membrane
radius have lower noise. The same applies for micromechanical microphones which noise even usually
dominates the noise of the accompanying electronic circuit. An equivalent input pressure noise of the
microphone is generated by the flow of separate air molecules intruding the microphone diaphragm
(the Brownian motion).
Analogous to thermal noise in electrical circuits, acoustical noise is generated by dissipative mech-
anisms in connection with propagation of sound i.e. the acoustic resistances. Thermal noise of the
MEMS microphone can be calculated as [1]
V 2n,mic =
8σtkT
piR4
(157)
where σ is the membrane mechanical stress, t membrane thickness, R membrane radius, k Boltzmann
constant and T temperature.
Another important microphone property is its sensitivity i.e. change in capacitance with sound
pressure, which increases with increased membrane radius and decreases for greater membrane areal
density (mass per unit area). Microphone own SNR (microphone output signal for 1Pa, 1kHz input
sound pressure divided by the microphone rms noise in 20-20kHz band with or without A-weighting
filter) is thus an intrinsic microphone property and is in first approximation independent of the micro-
phone bias.
Even though microphones with a larger membrane have a higher SNR, to be competitive on the
microphone market where the price is set by the cheap traditional electret condenser microphones
(ECM), a MEMS microphone die size is minimized to reduce cost. MEMS microphone die with an
SNR 63dB-66dB, depending on the process details, is used here.
As explained in the chapter dealing with microphone basics, the design of MEMS microphones is
a challenging task with a number of tradeoffs [1]-[2] and redesigning a microphone die is certainly not
trivial. In this work, we demonstrate a method to increase a MEMS microphone SNR by using two
’unity size’ MEMS dies in a differential configuration.
The key idea behind the principle is that the two microphones biased with voltages of opposite
polarities Vb and −Vb produce signals of opposite polarities when a sound pressure is applied [3]
(Sonion/Pulse’s patent pending). The illustration of the principle is shown in Fig. 48 where the
microphones are represented by their capacitance Cm in series with the microphone output signal Vm.
If these two microphones are connected to a differential amplifier a 3dB higher SNR can be achieved
comparing to a single microphone solution; or an SNR maximally 3dB higher than the own intrinsic
microphone SNR can be achieved if the following preamplifier doesn’t contribute to noise, as shown by
the formula
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Figure 48: Two microphones with opposite polarity bias produce differential signals.
SNR = 20 · log 2Vm√
2V 2n,mic + V
2
nin,amp,rms
(158)
where Vm is the microphone signal, Vn,mic microphone noise and Vnin,amp,rms integrated amplifier input
noise. In this way, an SNR improvement equivalent to using a microphone with a larger membrane
area can be achieved by only designing suitable electronics without any complicated and risky MEMS
microphone redesign.
In this PhD work, a novel preamplifier capable of handling the signals from the two microphones has
been designed. Using a compact packaging method employed in Pulse’s products, all silicon chip scale
package (CSP) consisting of the two MEMS microphone dies and the amplifier die has been assembled.
In the following text, the design of the implemented microphone preamplifier will be described followed
by the description of the implemented CSP and the discussion of the measurement results on the CSP.
Basic building blocks of the amplifier including a charge pump for microphone biasing will be described.
9.2 Preamplifier Description
A simplified schematic of the preamplifier for the two microphones designed is shown in Fig. 49. The
basic gain stage is formed by the pMOS differential pair (transistors M1 and M2) loaded with the
resistors R1 and R2. Preamplifier gain is 8dB. Cc are DC blocking capacitors, decoupling the MOS
gates from the input bias voltages and are chosen to be much larger than the microphone capacitance
Cm. A high output impedance is needed to isolate the microphones and the charge pumps delivering
the microphone bias voltages Vb and −Vb and it is provided by the diode pairs Dp1,p2 and Dp3,p4
connected in a back-to-back (cross-coupled) configuration. Polysilicon diodes, which will be described
in the later text, have no contact with the substrate and are used to ensure that the leakage currents
and latch-up hazards due to the microphone bias voltages are avoided.
DC paths from the gates of the input transistors M1 and M2 and ground are provided by the two
more sets of diodes in a back-to-back configuration: D1-D2 and D3-D4 implemented as n+ − pwell
junctions inside a deep n-well. A resistance presented by these diodes changes as a function of time and
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Figure 49: Preamplifier for two microphones.
is very high at zero current. As the diode resistance changes, the lower cut off frequency, ≈ 12piCmRdiodes ,
of the transfer function from the microphones to the differential output (Vout+-Vout−) changes and is
well below 20Hz for zero current over diodes.
Except for ensuring a flat frequency response in the 20Hz-20kHz band, this high resistance is
needed for low noise as well. As the resistance of the diodes changes as a function of time, their noise
contribution changes as well and is negligible after 3 seconds.
9.2.1 Preamplifier Design Basics
A signal from a microphone has traditionally been amplified by a JFET source follower, which has
been replaced by a single MOS transistor with the advance of MOS technology.
A single pMOS transistor in a common-source configuration interfacing a microphone is shown in
Fig. 34 in the chapter on noise optimization for capacitive sources. A common-source configuration
is chosen as it is known that the source-follower (common-drain) introduces equal amount of noise
to the input signal as the common-source amplifier without providing any gain (its gain is less than
unity). Therefore, source-follower is usually avoided in low-noise designs [4]. Further more, as pMOS
transistors usually have less noise than nMOS, they are preferred as the input transistor and are chosen
here.
In some microphone amplifier solutions a differential amplifier is used (for example [5]-[6]) for
amplification of a signal from a single (electret) microphone. Using a differential amplifier has numerous
advantages over a single transistor amplifier solution such as common-mode noise rejection, insensitivity
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to supply noise, larger maximum achievable voltage swing, higher linearity and simpler biasing. A
minor disadvantage of the differential configuration comparing to a single-ended one is the area penalty.
It can be calculated that the gain of a common-source amplifier (from its gate to the drain) is
−gmRout where gm is the amplifier input transistor transconductance and Rout the resistance seen at
the transistor drain equal load resistance RD in parallel with the transistor drain-source resistance rds,
Rout = RD ‖ rds.
If a differential amplifier has the input transistors having the same transconductance as the common-
source amplifier (meaning that the tail current of the differential pair is two times larger than the current
of the common-source amplifier), its differential gain will be the same as for the common-source stage.
So the differential gain from the gates of a differential pair to its outputs is∣∣∣∣Vout+ − Vout−Vin+ − Vin−
∣∣∣∣ = gm (RD ‖ rds) (159)
When a common-source single transistor amplifier or a differential amplifier are used as an interface
to a microphone (Fig. 34 chapter on noise optimization and Fig. 49 this chapter), the transfer function
from the microphone to the amplifier output will have a high-pass behavior and it is possible to write
H(s) =
Vout+ − Vout−
Vm+ − Vm− = −gmRout
Cm
Cm + Cp + Cg
s
s+ 1Rb(Cm+Cp+Cg)
(160)
where Vm is the microphone signal, Cm microphone capacitance, Cp capacitance seen from the input
transistor gate to ground, Cg the input transistor gate capacitance and Rb resistance at the input
transistor gate. It is assumed that the coupling capacitance Cc is much larger than the microphone
capacitance and that the Cm only is seen at the input transistor gate.
In a properly designed microphone front end, its frequency response should be flat in the audio
band (20Hz-20kHz) and the gain is
Av = gmRout
Cm
Cm + Cp + Cg
(161)
The lower cut-off frequency of the transfer function is equal to
ω3dB =
1
Rb (Cm + Cp + Cg)
(162)
In some applications the lower cut-off frequency should be below 100Hz only, in our application the
microphone response cut-off is 20Hz and the amplifier should be designed for having a lower cut-off
frequency than the microphone. It is easy to show, that the output noise per unit bandwidth of a
differential pair microphone preamplifier can be calculated as
V 2nout,amp(f) = 2R
2
outInRout(f)
2 + 2R2outIDn(f)
2 + 2(gmRout)2
R2b
|1 + jωRb (Cp + Cg + Cm) |2 I
2
nRb
(f)
(163)
where InRout(f) is thermal noise power spectral density of the output resistor, IDn(f) input transistor
drain current noise power spectral density (PSD) and InRb(f) bias resistor thermal noise PSD. Clearly,
the input referred noise can be obtained by dividing (163) with the gain (161).
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Output noise squared when using a common-source single transistor amplifier is half this value for
the same voltage gain, i.e. for two times less circuit current consumption, what is the only advantage
of a singe transistor configuration comparing to a differential amplifier.
Depending on the required signal-to-noise-ratio (SNR) which is calculated as
SNR =
C1AvVm√
C2A2vV
2
n,mic + C3V
2
nout,amp,rms
(164)
where Vn,mic is microphone noise, Vm microphone signal and Vnout,amp,rms integrated amplifier output
noise from (163), one of the three topologies can be chosen; 1) a single transistor common-source
topology (C1 = 1, C2 = 1 and C3 = 12), giving better SNR than 2) a differential pair with one
microphone (C1 = 1, C2 = 1 and C3 = 1) as its noise is two times larger than the noise of a common-
source amplifier squared; and 3) a topology presented here using two microphones and thus doubling
the microphone signal and a differential amplifier (C1 = 2, C2 = 2 and C3 = 1).
The third method presented here has all the advantages of a differential configuration and a su-
perior SNR performance comparing to the other two topologies. To improve linearity (minimize total
harmonic distortion), a source resistance is needed in a common-source amplifier configuration and
this configuration requires a supply voltage regulator in practical implementations.
9.2.2 Preamplifier Design Constraints
The design tradeoffs of the differential pair amplifying the signal Vm from the two microphones shown
in Fig. 49 will be explained. The amplifier supply voltage is 1.8V and its current consumption has to
be as low as possible. In the introduction chapter of this thesis specifications for a microphone (with
amplifier) for hearing instruments applications are shown in Table 1.
As the signal-to-noise ratio of MEMS microphones is relatively low comparing to high-quality
electret microphones, one of the key issues in the design of a MEMS microphone preamplifier is its
noise performance. The sensitivity of the MEMS microphone used here is 4.2mVrmsPa and its A-weighted
rms noise Vn,mic=2.5µVrms at microphone bias voltage Vb = 10V . This gives own microphone SNR
equal 64.5dB. Using (164) it can be seen that if the amplifier noise is zero, we can achieve maximum
67.5dB using two microphones with differential signals. If the input referred A-weighted rms noise of
the differential amplifier Vnin,amp,rms is 2µVrms, the SNR can be calculated to be 66.3dB, i.e. 1.2dB
below the maximum achievable value. We aim at designing the preamplifier that will not influence the
overall noise more than this.
Noise measurement results available prior to this design have revealed that the pMOS transistors
used follow ∆µ theory and they have revealed that the thick oxide transistors have a lower noise
parameter αH than the thick oxide transistors from the same technology. For noise optimization,
results presented in the chapter on noise optimization are used. Minimum obtainable noise using thick
and thin oxide transistors when ∆µ noise is valid have been compared in Fig. 44 with Fig. 45 in the
chapter on noise optimization and it has been shown that if αH is lower for thick oxide transistors, less
minimum noise can be achieved which is the reason to use them here. It has been shown that when
flicker noise is the dominant part, minimum total noise is obtained by biasing transistor in moderate
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inversion close to inversion coefficient ifor equal 2. Further more, it has been shown that as long
as flicker noise is dominant (for ∆µ noise), increasing transistor length means that the same noise
optimum can be achieved using less current.
If the transistor current consumption is limited to 50µA, from calculations results shown in Fig. 44,
L=3µm is chosen. Using the same figure, it can be seen that the corresponding optimal width is
W=1000µm and that the rms noise squared is 2.5µV 2, giving
√
2
√
2.5µV 2 = 2.23µV when using
two transistors in a differential amplifier. This is somewhat larger than the specified 2µV . In the
calculations in the noise optimization chapter, the total noise is overestimated due to integrations in
the whole audio band, it can be shown that integrating the thermal noise from the corner frequency to
20kHz would give less total noise, therefore we continue analysis with the previously chosen dimensions.
Calculating the inversion coefficient (ifor = IDL
2ηU2TµCoxW
) with parameters from Table 6, it can be
confirmed that it is close to 2. As the total noise minimum for the chosen dimension is obtained at the
point where flicker noise is minimal, the transistor gate capacitance Cg for the optimal W · L is close
to Cm + Cp as explained.
The next parameter to be considered is the amplifier gain. Nowadays microphones typically have
a sensitivity between -20 and -40dBV@1Pa, 1kHz. We have chosen to design a system which will
give around 10mVrms out for 1Pa sound pressure level, single ended output, i.e. have sensitivity
around -33.9dBV@1Pa, 1kHz. With a microphone having own sensitivity 4.2mVrmsPa this means that
the differential gain of the amplifier should be around 2.4, i.e. close to 8dB.
Transistor gm in the mid band gain formula (161) can be expressed as a function of drain current
and inversion coefficient using EKV model and we get
Av =
2ID
ηUT
(√
4ifor + 1 + 1
)Rout Cm
Cm + Cp + Cg
(165)
We have seen that for optimum transistor noise ifor = 2 and Cg = Cm+Cp; we assumed microphone
capacitance Cm to be 5.6pF and Cp=0.5pF, giving
Cm+Cp+Cg
Cm
= 2.2 and as we have chosen to limit the
current consumption to 50µA, we can calculate that under these conditions for gain 2.5, Rout should
be around 7kΩ. A transistor output conductance gds = IDLVa where Va is Early voltage is typically much
larger than this value.
It is required not to have the output resistance which contributes significantly to the noise and we
can calculate the A-weighted input referred noise caused by the thermal noise of Rout as
V 2ninRout,rms =
4kT
Routg2m
(
Cm + Cp + Cg
Cm
)2
· 12448.6 (166)
coefficient 12448.6 is calculated in the chapter about noise optimization and is due to A-weighting of
thermal noise in the 20Hz-20kHz band. Again, plugging in for optimal transistor noise Cm+Cp+CgCm = 2.2
and plugging in gm for ID=50µA and ifor = 2 it can be calculated that VninRout,rms is less than
0.1414µVrms (10% transistor noise) for Rout larger than 8.43kΩ. Previously calculated value of 7kΩ
for having gain 2.5 is acceptably close to this value.
For an amplifier with gain 2.5, the amplitude of a single-ended output signal when using two
microphones for maximum sound pressure level (20Pa) is 300mV. For a resistor value 7kΩ and 50µA
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M1,2 600/3 µm/µm
R1,2 8.9 kΩ
M3 120/1 µm/µm
M4 60/1 µm/µm
D1−6 0.45, 0.45 µm,µm
Dp1−p4 1, 1 µm,µm
Cc 30 pF
Cf 12 pF
C5−6 1 pF
Table 7: Component dimensions of the preamplifier from Fig. 49.
through a transistor, the output common-mode voltage is 350mV which is acceptable. For this output
common-mode voltage, not to limit the output voltage swing, the voltage on the output transistor drain
Vout+,out−, should be larger than 650mV. Further more, to allow operation of the input transistors (M1
and M2) and the current source M3 in saturation, the condition Vout+,out− < VDD − VDSat1,2− VDSat3
should be fulfilled. As the minimum operating voltage VDD is 1.6V (for telecom applications), the
maximum voltage at the sources of M1 and M2 should be around 1.3V and the maximum M1 and M2
drain-source saturation voltage VDSat1,2 1.3V-0.65V=0.65V.
An important property of the amplifier is its total harmonic distortion (THD). It is explained in
[7] that the THD of a common-source as well as a differential pair is minimal for input transistors
working in moderate inversion, thus our choice of ifor close to 2, is in line with this requirement. It
is known [4] that a common-source stage has much larger distortion than a differential stage, in both
cases distortion can be improved by source degeneration. Normally, voltage drop on the source resistor
decreases voltage headroom and the source resistor increases noise, and it is not investigated in details
if using a source degenerated differential pair would be beneficial for our application here.
In this implementation voltages at the gates of input transistors vary as a function of time. Because
the transistor current generated by the current mirror M3 determines the gate-source voltages of M1,2,
their source voltages will follow changes of the gate voltages (VS1,2 = VGS1,2 + VG1,2). Further more,
the voltage at the transistor gate has to be lower than the supply voltage minus gate-source voltage of
M1 minus M3 saturation voltage at any time i.e. VG1,2(t) < VDD − VGS1,2 − VDSat3. The final value
of VG1,2 is determined by the output common-mode voltage of the feedback amplifier FA (Fig. 49), set
by its common-mode feedback circuit, plus the voltage over the back-to-back diodes D1,2 and D3,4.
Voltage over the back-to-back diodes D1,2 and D3,4 changes as a function of time as well and for having
a non-significant noise contribution (chapter on noise optimization) the resistance they present should
be tens of GΩ at any time. This is achieved for a voltage over diodes less than 300mV, as it will be
seen. The output common-mode voltage set by the FA CMFB circuit is 0.6V.
The design tradeoffs and calculations described here have been confirmed by BSIM3v3 simulations,
giving very close results. The final transistor dimensions chosen, based on simulations, are W=600µm
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Figure 50: Simulated and measured amplifier gain vs. bias current (W=600µm and L=3µm).
and L=3µm which is less width than the calculated optimum, and the load resistor chosen was R1,2 =
8.9kΩ giving gain 2.5 at 53µA and ifor = 3.2. Components of the circuit from Fig. 49 are shown in
Table 7.
9.2.3 Design Methodology Verification
To verify the design methodology used measurement results on the designed amplifier are compared
with BSIM simulations and calculations in the figures to follow. In Fig. 50 simulated and measured
differential gain versus transistor drain current is compared with measurement results on the amplifier
from Fig. 49 with input transistor dimensions W=600µm and L=3µm when the measurements are
done on the amplifier only (Cm connections short-cut) and when the gain obtained from acoustical
measurements is divided by the microphone sensitivity of 4.2mVrmsPa (10V microphone bias voltage). It
can be noticed that the simulations match well measurement results.
To verify the noise calculations using EKV model, where default η = 1.3 is used as well as µ from
a transistor parameter file, in Fig. 51, transistor gm is compared with simulations and in Fig. 52 flicker
noise calculations are compared with measurement results in both cases as a function of transistor
drain current and for W=600µm and L=3µm. The results shown, approve well the usage of the EKV
model in calculations.
The factor
(
Cm+Cp+Cg
Cm
)
is plotted in Fig. 53 when calculated using EKV model with Cm = 5.6pF
and Cp = 0.5pF , it is plotted when gain simulations results of the circuit from Fig. 49 with the
microphone model are divided by gain simulation results with the microphone inputs short-cut, and
thirdly when extracting the gate-source and drain-source capacitance from simulations and using Cm =
5.6pF and Cp = 0.5pF in calculations. It can be seen that the calculated value of the transistor gate
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Figure 52: Measured and calculated input referred amplifier flicker noise at 1Hz vs. bias current
(W=600µm and L=3µm).
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Figure 53: Simulated and calculated factor Cm+Cp+CgCm vs. bias current (W=600µm and L=3µm).
capacitance using transistor capacitances obtained by simulations is very close to the one calculated
using EKV model. Comparing the calculations for a transistor gate capacitance to the value obtained
when dividing the two differential gains, the difference is around 15% and shows the influence of the
coupling capacitor Cc, microphone parasitic capacitance, capacitances of the pump decoupling diodes
and biasing diodes; We estimate this difference as being low enough to consider the calculations valid.
Finally, in Fig. 54, the amplifier A-weighted, rms, input noise is shown as a function of transistor
drain current. SNR calculated as a function of the transistor drain current with the microphone noise
2.48µVrms is shown on the same figure. As expected, increasing the bias current, does not increase
SNR (decrease noise) significantly.
For the sake of completeness we mention that it can be calculated that using transistors as active
load for the purpose described (two microphones differential preamplifier) it would be difficult to achieve
the required low noise value, the gain would be high causing clipping of the signal for a maximum sound
pressure, an output common-mode feedback would be needed due to use of active devices and it would
not be possible to control the gate voltages of the input transistor as done here as the current control of
the input transistors gate voltages is based on having a stable output common-mode voltage provided
by current from M3 equally divided between the input transistors.
9.3 Feedback Amplifier (FA) - Equalizing the Voltages at the Input Transistor
Gates
In some implementations of a microphone preamplifier for one microphone, high impedance bias ele-
ments (back-to-back diodes) are connected between the input transistor gate and ground. This means
that the transistor gate voltage is zero (or close to) at steady-state. To provide a non-zero DC bias a
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Figure 54: SNR and A-weighted input referred noise vs. bias current (W=600µm and L=3µm).
feedback amplifier can be used [6], [8].
The feedback amplifier FA shown in Fig. 49, provides a non-zero DC bias at the gates of M1 and
M2 and speeds up the start-up transient. If no FA is used, the different polarities of bias voltages Vb
and −Vb would unbalance the voltages at the gates of M1 and M2 during start-up, causing entire bias
current from M3 to flow through M2; M1 gate voltage starts falling from about one diode voltage while
the M2 gate voltage is close to zero Volts.
Because of the back-to-back diodes, the circuit time constants are very high and simulations show
that first after hundreds of seconds the two gate voltages would be equal and the proper functionality
established. The FA forces the two gate voltages to be equal after much shorter time, resulting in
settling time for a full-scale differential gain of below 3s.
The final value at the input transistor gates, when the voltage across the diodes D1−D4 is zero, is
equal to the value set by the common-mode feedback circuit of the FA. Until that final transient value
is reached, voltages on the gates of M1 and M2 vary and the currents through the diodes D1 − D4
diminish. Gate-source voltage of M1 and M2 is determined by the current provided by M3 (which is
equally divided due to the FA) and the drain voltage of M3 follows the changes on the M1,2 gates.
Clearly, a care should be taken in the design that M3 drain voltage is always low enough so that it
operates in saturation.
A good property od this topology is that no matter how low-leakage the biasing diodes are, or how
slowly the voltages at the transistor gates drift, as long as the two gate voltages are equal, which is
controlled by the FA, the preamplifier is functional. This is different for a single transistor amplifier,
in which case any change at the input transistor gate influences the voltage at the output.
To be able to equalize the two gate voltages, the gain of the FA should be high. Due to this high
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Figure 55: Top: Feedback amplifier FA. Bottom left: Common-mode feedback circuit for the FA.
Bottom right: Bias circuit used.
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gain, a part of the amplifier output signal fed back by the FA and appearing at its output is high, and
it interferes with the normal operation of the main amplifier causing a severe distortion. A method
to suppress this deleterious behavior used here was to limit the feedback signal by the diodes at the
output of FA; for the purpose of the latter, diodes D5 and D6 are used. Capacitors C5 and C6 are
used to ensure the stability of the FA. The feedback amplifier FA is implemented as a standard folded
cascode design with a standard common mode feedback as shown in Fig. 55.
9.3.1 Fully Differential Folded Cascode Amplifier
The feedback amplifier from Fig. 49 is shown in Fig. 55 with its common-mode feedback circuit
(CMFB). Input of the feedback amplifier is connected to the output of the main amplifier and the
feedback amplifier input common-mode voltage is 0.47V in normal operation. Therefore a pMOS
input pair is chosen. Common-mode input voltage range is
−VGS1,2 + VDSat1,2 + VDSat3,4 < Vin,cm < VDD − VGS1,2 − VDSat11 (167)
The feedback amplifier output common-mode voltage sets the final value on the gates of the input
transistors of the main amplifier and it is chosen to design it with Vout,cm equal 0.6V. The output
voltage swing of the folded-cascode amplifier is
VDSat3,4 + VDSat5,6 < Vout < VDD − VGS1,2 − VDSat11 − VDSat5,6 (168)
Gain of the folded-cascode amplifier is given by gm1,2Rout, Rout = 12gmr
2
ds is the output resistance
and the frequency of the dominant pole is 12piRLCL where RL and CL are load resistor and capacitor
respectively. Unity gain frequency is gm2piCL . The design of a folded-cascode amplifier is described in
any textbook [9], [10]. Simulated gain of the FA amplifier designed is 80dB, dominant-pole 134Hz and
unity gain frequency 1.6MHz with 1pF load. The input referred noise of a folded-cascode amplifier is,
Vnin = 2V 2n1,2 + 2
(
gm3,4
gm1,2
)2
V 2n3,4 + 2
(
gm9,10
gm1,2
)2
V 2n9,10 (169)
however its noise contribution is not critical in our application.
To equalize the two input voltages of the main amplifier the feedback amplifier gain should be
40dB minimum, and the settling time is less with a higher gain amplifier. However, another type of
a differential amplifier which is able to sink and source small amounts of output currents might be
possible to use as well such as a fully symmetrical differential OTA.
The simplest solution of a common-mode feedback circuit is used here, a standard co called long-tail
pairs CMFB [10]. P-channel transistors are used as the input pairs of the CMFB circuit, as the output
common-mode voltage of the folded cascode should be 0.6V what is lower than VGS plus VDS needed
in case an nMOS input was used. Gain of the CMFB loop can be calculated as
AvCMFB = kgmc1,2,3,4Rout, k =
IM3
IMC6
(170)
where IM3 is the current of M3 and IMC6 is the current of MC6. A detailed analysis of the fully-
differential folded-cascode amplifier with its CMFB circuit can be found in [11] where all the design
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parameters are summarized, frequency analysis of the amplifier and the CMFB presented, stability
conditions given and a procedural design scenario explained.
The feedback amplifier uses 6µA from 1.8V supply with CMFB and bias circuit. It can be investi-
gated as future work if another type of CMFB and or differential amplifier used as a feedback amplifier
in our amplifier for two microphones would give some improvements.
9.4 Practical Implementation
The amplifier is implemented in a 0.18µm 3M triple-gate triple-well CMOS process. The size of the
CMOS chip is 3.2mm×0.93mm. Photo of the amplifier is shown in Fig. 56 top. This chip size is larger
than necessary and is chosen to fit a package of an existing product without redesign.
A chip-scale package (CSP) of a commercially available digital microphone with dimensions 2.6×
1.6×0.865mm3 is shown in Fig. 57 [12]. The CMOS chip and the MEMS microphone chip are flip-chip
mounted onto a silicon substrate. Contacts between the microphone and the amplifier are provided
with negligible parasitic capacitances through connections on the substrate. A pair of substrate dies
for a single microphone CSP shown in Fig. 57 is used for assembling the two microphone dies and the
preamplifier for the two microphones.
The CMOS chip shown in Fig. 56 top is mounted across the two substrate dies and the existing
connections on the substrates are used for connections with the two microphones. In Fig. 56 to the
left, bottom view of the two substrate dies is shown, the top view of the microphones and the amplifier
mounted is shown to the right and in the middle is the test PCB with the mounted component. A
microphone membrane radius is 1.05mm and the size of the CSP for two microphones and the amplifier
is 2.6×3.2×0.865mm3.
Concerning the amplifier layout, for a minimal threshold voltage mismatch the input transistor pairs
are connected in a cross-coupled configuration using unity size transistors (also for folded-cascode input
pairs and CMFB circuit input pairs). Dummy structures are used wherever needed. AVth for cross-
coupled 6V pMOS transistors is 6.8778mVµm, and for 6V nMOS 12.0115mVµm. High ohmic resistors
are used for the two drain resistors loading the input pair and are implemented using unity size resistors
connected in a serpentine where each of the units is surrounded either by a dummy resistor or units
of the other matching resistor. Capacitors are implemented using unity size capacitors as well. Deep
n-wells are connected with care at their proper potential to avoid unwanted leakage.
9.5 Measurement Results
Measurement results on the CSP will be presented in this subsection. The nominal transistor bias
current chosen for the design is 53µA. Acoustical measurements are done using anechoic pyramid
testbox TBS50 by Interacoustics with frequency range 60Hz-9kHz. For results previously presented
in the chapter describing design tradeoffs a smaller test box by the same manufacturer was used and
therefore a minor difference in the results might be observed. The results from the larger pyramid are
exact.
Measured differential output voltage for a sound pressure level, SPL, of 94dB (i.e., 1 Pa) and
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CMOSchip
Microphone chip
Substrate die
Substrate top view
Figure 57: Pulse’s commercially available digital microphone CSP - a pair of its substrate dies is used
in this work without redesign.
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Figure 58: Frequency response of the CSP.
Vb=±10V at 1kHz is 21mVrms; with an amplifier gain of 8dB, the resulting sensitivity of the two-
microphones only is 8.4mVrms/Pa. Frequency response under the same conditions was measured
for the frequency range allowed by the testbox used, and is shown in Fig. 58. The sensitivity is
-33.5dBVrms/Pa and the transfer function is expected to be flat until at least 20kHz.
A plot of the THD as a function of the sound pressure level at 1kHz is shown in Fig. 59. No
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Figure 59: THD of the output signal vs. sound pressure level.
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Figure 60: Differential output noise of the CSP with and without microphone bias and with and
without A-weighting filter.
significant distortion due to the feedback amplifier can be noticed, and the THD is below 1% for an
SPL below 112dB. Amplifier output voltages Vout+ and Vout− or (Vop and Von) for an input 1kHz 95dB
SPL are shown as an inset in the latter figure.
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Figure 61: Top: Differential output voltage vs. microphone bias. Bottom: A-weighted differential
output noise vs. microphone bias.
In Fig. 60 a plot of the differential output noise spectral density is shown when the microphone
bias is zero volt, i.e. only amplifier noise is measured and when the bias on the two microphones is
10V, i.e. the sum of the noise contribution of the two microphones for 10V bias is measured together
with the amplifier noise. It can be seen that the flicker noise corner is around 4kHz. The influence
of the A-weighting filter which is used as a standard for acoustical measurements because it follows
the sensitivity of a human ear is shown in the same figure when Vb = 0 and when Vb = 10V . It can
be calculated that the measured flicker noise has slightly higher impact compared to the white noise,
when both contributions are A-weighted. The expected SNR degradation introduced by the amplifier
is lower than 1.5dB for Vb=+-10V.
As shown in Fig. 61 (top) increasing the microphone bias voltages increases microphone sensitiv-
ity, resulting in higher microphone output voltages. However, if Vb reaches 12.2V, the microphone
collapses, with the membrane sticking to the bottom plate. Functionality can be restored by discharg-
ing the microphone to 0V. The A-weighted 20Hz-20kHz rms differential output noise is also shown in
Fig. 61 (bottom). At low Vb values, noise is almost totally coming from the amplifier (5µVrms), while
at higher Vb values the microphone noise becomes dominant. In the same figure (Fig. 61), output
voltage and output noise are shown versus microphone bias if only one microphone is biased.
The SNR vs. Vb is shown in Fig. 62, where a very good SNR of 66.5dB is achieved at Vb=10V
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Figure 62: SNR vs. microphone bias when both microphones are biased and when one microphone
is biased.
(the SNR drops by only 1dB at a more conservative Vb of 8.5V). For the nominal condition Vb=10V,
the SNR deterioration caused by the amplifier is ∼1.0dB. The same figure shows that using only one
microphone reduces the SNR by some 3-4dB, as expected. The amplifier consumes 120µA at 1.8V
supply.
Table 8 presents a comparison with other MEMS microphone products with data from available
data sheets. It can be seen that our work has several dB higher SNR. Due to Pulse’s compact packaging,
the new microphone CSP occupies a very small area despite the use of two microphone dies. Its area
is smaller than the area of products having a standard 4.7mm×3.7mm footprint and using only one
die. Smaller are only Pulse’s own analog microphone [13] using one MEMS die and [14] which has
been announced very recently. Other good properties of this work are a flat frequency response, good
PSRR, low THD. It can be seen that the state-of the art MEMS microphones with a single microphone
have maximum SNR around 62dB which is too low for requirements for applications such as hearing
instruments. Our solution with 3dB SNR increase makes MEMS microphones much closer to fulfilling
specifications for this new potential application.
9.6 High Resistance On-Chip Implementation
In the design of a microphone amplifier high resistor values are needed. A high resistances is needed to
isolate the charge pump providing the microphone bias voltage and the microphone (Fig. 48, 49). The
resistance that provides a DC path from the gates of the input transistors that amplify the microphone
signal to ground, shown in (Fig. 49) has to be extremely high as well to place the lower cut-off frequency
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Figure 63: Possible high resistor implementations.
of the amplifier transfer function well below 20Hz. As explained in the chapter on noise optimization
an additional reason for the biasing resistance being large is to minimize its noise contribution.
High resistances on-chip can be implemented in several ways, shown in Fig. 63. A simple solution
of a resistor implementation is a MOS transistor working in the linear region with its resistance given
by
RDS =
L
W
1
µCox(VGS − VT ) (171)
where Rds is the drain-source resistance.
Methods of implementing high resistances on-chip are explained in works dealing with bioamplifier
designs such as [22]-[24]. In [24] a usage of a MOS-bipolar pseudoresitor element (a diode-connected
pMOS transistor with the bulk n-well connected to source) is described. For negative gate-source
voltages in that design, the diode connected pMOS transistor is activated and for positive gate-source
voltages, the parasitic p-n-p (source-well-drain) bipolar transistor is activated working as a diode con-
nected bipolar junction transistor. Some other works [23] use transistors biased in the subthreshold
region for implementing similar high resistances as the conductance of a MOS transistor in the sub-
threshold region can be expressed by
dIDS
dVDS
=
1
RDS
=
ID0
Vth
exp
(
VGS − VT − Voff
ηVth
)
exp
(−VDS
Vth
)
(172)
with ID0 = µV 2th
W
L Cox. Voff is defined as the offset voltage determining the channel current at VGS=0.
Unless the transistor working in the subthreshold is diode connected (VGS = VDS), this solution of
implementing high resistances requires an additional bias voltage for providing the transistor gate
voltage.
Other high resistor implementation proposals exist as well, in [25] a high resistor is implemented
using a switched capacitor circuit and in [26] using an operational transconductance amplifier (OTA).
Traditionally for biasing a microphone preamplifier input transistor back-to-back connected diodes or
diode connected transistors have been used. A resistance presented by a diode can be expressed by
dID
dVD
=
1
RD
= IS
(
eVD/ηVth − 1
) 1
ηVth
=
ID
ηVth
(173)
where IS is a diode saturation current proportional to diode area, VD diode voltage, η diode charac-
teristic slope factor and Vth thermal voltage.
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Figure 65: Top: Back-to-back polysilicon diodes I-V characteristics. Bottom: Resistance presented
by the back-to-back polysilicon diodes.
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Figure 66: N+p-well diode inside a deep n-well.
In this work, one of the microphones is biased with a voltage of negative polarity and to avoid latch-
up and leakage, it is chosen to use polysilicon diodes for high resistance isolation of the microphone
and the charge pumps shown in Fig. 48.
A cross-section of the polysilicon diode is shown in Fig. 64. A polysilicon diode has p-type and n-
type highly doped regions in a polysilicon layer. The length of the un-doped polysilicon region between
n+ and p+ regions, L, influences the diode I − V characteristics. The whole diode polysilicon layer
is deposited over a gate oxide layer and under the gate oxide layer is a shallow-trench-isolation layer
under which the silicon substrate is placed. Manufacturing is done that an intrinsic polysilicon layer
is deposited after the gate oxide growing, followed by the doping of the highly doped regions with
the same process steps as used for MOS source/drain implantation [27]. The polysilicon diode has no
p-n junction in the common substrate, allowing isolation of positive and negative voltages from the
substrate.
In Fig. 65 top, a simulated current-voltage (I −V ) characteristics of a pair of back-to-back polysil-
icon diodes with width 1µm and several diode lengths is shown. In the bottom of the same figure,
simulation results of the resistance (dVDdID ) presented by the back-to-back polysilicon diodes is shown for
diodes with same lengths. The equivalent resistance presented by the diodes increases for diodes with
larger length of the undoped region L. Minimum size diode available has center region L=0.5µm and
according to the simulations shown, a pair of these diodes used in a back-to-back configuration present
some ten GΩ at zero current. Measurement results on the polysilicon diodes used here, are available
as internal data and will not be discussed due to confidentiality issues.
To minimize the influence of the resistor used for biasing the input transistor on the noise per-
formance of the amplifier, the resistance value of the biasing resistor should be as large as possible,
and using the analysis from the chapter on noise minimization for capacitive sources, it should be
larger than 50GΩ. Typically a tradeoffs exist between the requirement for a large bias resistor for low
noise and fast amplifier settling time. One of the advantages of the differential topology used here
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Figure 67: Back-to-back n+p-well diodes inside a deep n-well I-V characteristics.
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Figure 68: Resistance presented by back-to-back n+p-well diodes inside a deep n-well.
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comparing to a single transistor implementation is that the slowly varying transient voltages on the
gates of input transistors due to the high bias resistor values do not pose a problem as the feedback
amplifier equalizes them fast. Therefore, using back-to-back n+-pwell junctions inside a deep n-well
with an extremely high zero-current resistance ensures very low dynamic resistor noise influence at the
same time not sacrificing the settling time of the amplifier.
A cross section of an n+p-well diode inside a deep n-well is shown in Fig. 66. On the same figure a
diode model is shown with the parasitic bipolar transistors between p-well, deep n-well and p-substrate
and between n+ implant, p-well and deep n-well. Simulations of the current-voltage characteristics of
the two back-to-back n+p-well diodes inside a deep n-well with the deep n-well connected to the anode
are shown in Fig. 67 for a minimum size high voltage diode with W=0.45µm and L=0.45µm with and
without influence of the two parasitic bipolar transistors. It is assumed that the parasitic action of
the bipolar npn transistor formed between two adjacent wells and the substrate can be neglected. On
the same figure simulations are also shown when using only one diode. For the latest case, for positive
diode voltages the pn junction of the diode is forward biased, while for negative voltages, the parasitic
junction between the deep n-well and p-substrate is active. This is similar to the method proposed in
[24] where a high resistance is implemented using a MOS-bipolar element.
Simulations of the equivalent resistances presented by the back-to-back diodes, with and with-
out parasitic elements and the single diode-bipolar element with I-V characteristics from Fig. 67 are
shown in Fig. 68. For all three cases simulations show impedances larger than TΩ at zero currents.
Measurement data on the diodes are available as internal data and will not be discussed. Similarly,
diode connected MOS transistors can be used for implementing high resistances, again influence of the
parasitic elements should be taken into consideration.
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Figure 69: N-stages positive charge pump.
9.7 Charge Pump Design
Relatively high absolute values of bias voltages are needed for biasing the MEMS microphones shown in
Fig. 48 and need to be generated on-chip. Charge pump circuits are used to generate on-chip voltages
higher than the supply voltage and lower than ground voltage. Most often used integrated solution of
a voltage multiplier (charge pump) is proposed by Dickson [28]. Voltage multipliers (charge pumps)
are typically used for writing and erasing flash and EEPROM memories. In [29] a Dickson pump is
used for biasing a MEMS microphone.
Dickson charge pump uses a string of diodes with nodes which are coupled through capacitors with
two input clock signals in anti-phase Vclk and Vclk as shown in Fig. 69. In the analysis of this circuit,
stray (parasitic) capacitances Cs need to be taken into account and are added in Fig. 70. Looking at
Fig. 70, the Dickson multiplier operates by pumping charge along the diode chain as the capacitors
are successively charged and discharged during each clock cycle. For a low value of the clock signal
Vclk, the first diode conducts and the voltage V1 at the node 1 becomes the difference between the
input voltage Vin and the forward biased diode voltage VD, or Vin−VD. When the Vclk goes high, the
voltage V1 becomes Vin − VD + Vclk. Due to this voltage, the second diode in the string will conduct
and the voltage at node 2, V2, will become Vin−2VD+Vclk. When in the next clock cycle Vclk becomes
low again, the voltage V2 will become Vin − 2VD + 2Vclk. The diode between the N-th node and the
output is used to prevent the clock breakthrough. After N stages, the output voltage Vout (Fig. 70) is
given by Vout = Vin +N (Vclk − VD)− VD [28], [30].
More accurately, the clock voltage is reduced due to the capacitive division between the stray
capacitance Cs and the clock coupling capacitor C and in calculations a proportion of clock signal
equal to
(
C
C+Cs
)
Vclk needs to be taken into consideration. Knowing this, in the pump design, a stray
capacitance should be minimized.
If some current is driven from the pump, denoted Iout, the final pump voltage is reduced by a value
equal to NIout(C+Cs)fclk where fclk is the clock frequency. This gives the final voltage at the output of the
pump as
Vout = Vin +N
(
C
C + Cs
· Vclk − VD − Iout(C + Cs)fclk
)
− VD (174)
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Figure 70: N-stages positive charge pump wit stray capacitances and its equivalent circuit.
It can be noticed from the latter formula, that for a multiplication to occur, CC+CsVclk − VD − Iout(C+Cs)f
should be greater than zero and that condition is independent of the number of stages.
From (174) it is possible to write
Vout = VO − IoutRs (175)
and it is possible to represent the pump with the equivalent circuit as shown in Fig. 70 on the right,
where
VO = Vin − VD +N
(
C
C + Cs
· Vclk − VD
)
and Rs =
N
(C + Cs) fclk
(176)
As further explained in [28], the ripple voltage, VR, at the output of the pump due to the load
resistance Rl shown in Fig. 70 exists and can be calculated as VR = IoutfclkCl =
Vout
fclkRlCl
where Cl is the
load capacitance and Iout output current. Additionally an extra term equal to CDCl
C
C+Cs
Vclk, where
CD is the capacitance of the diode, should be added in the latest formula for calculating the ripple
voltage; that therm should be added if the non-overlapping clocks are used and is two times larger
for overlapping clocks. As it can be seen, the ripple voltage can be reduced by increasing the clock
frequency as well as using a large load capacitance. However, increasing the load capacitance, the
pump reaches steady-state after longer time. In practice, the pump capacitors are not fully charged
and discharged with a diode cut-off voltage VD and there is some remaining voltage across the diodes
at the end of each cycle causing the multiplier output series resistance to increase nonlinearly [28]; to
minimize the increase of Rs due to this effect, a condition RD (C + Cs) fclk < 3 should be fulfilled.
The practical implementation of the Dickson charge pump from [28] was with a diode-connected
nMOS transistors with p-substrate connected to ground. The pumping gain of the charge pump
is calculated as VN − VN−1 which is for a diode connected transistor not driving a resistive load
∼ (Vclk − VT ), where VT is a transistor threshold voltage. As the number of stages of the Dickson
pump increases, the pumping gain is degraded due to the transistor body effect as the transistor
threshold voltage decreases. Therefore, the output voltage of a MOS charge pump is lower than of a
genuine diode and is not convenient for low voltage operations as the Vclk decreases.
Many researches have analyzed and improved the design of charge pumps. Some articles such as [31]-
[34] deal with general theoretical analysis and pump modeling. In for example [35], a theoretical analysis
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Figure 71: N-stages negative charge pump.
is applied to design optimization with capacitive loads only. Various works and pump implementations
have been introduced in order to maximize a pump gain and or improve pump efficiency. To eliminate
the transistor threshold voltage drop, a MOS charge pump with static charge transfer switches (CTS)
is described in [36] improving a pumping gain and a low-voltage operation capabilities. Other charge
pump implementations without degradation due to the transistor body effect suitable for low voltage
operation are described in [37]-[39]. In [39] gate-oxide reliability issues are taken into consideration.
In [40] a regulated charge pump implementation is proposed for driving large output currents.
As explained in [27], [41], even though using a pump with p+ − nwell junction diode compensates
for the body effect of a MOS transistor, the charges from the cathode will leak to ground through a
parasitic p-n junction existing between the n-well and the grounded p-type substrate, if the voltage
on the cathode (n-well) is larger than the n-well p substrate junction breakdown voltage. Similarly,
if a diode-connected nMOS in the grounded p-substrate is used, charges from the anode or cathode
(source or drain) will leak to ground through the parasitic n+ p substrate junction for high voltages.
In both cases, the maximum output voltage that can be generated by the diode pump using these two
devices is limited by the breakdown voltage of the parasitic junctions of the CMOS process used.
It is known in the literature that the use of a triple well technology increases the risk of latch-up
[39]. As an example, for that reason in the charge pump implementation in [38] a pMOS transistor is
used instead of a floating nMOS transistor.
Some processes offer high voltage options, and the main disadvantage of using high voltage devices
is their high threshold voltage which implies using a larger gate area and therefore higher parasitic
capacitances comparing to using low voltage devices (it is clear from the basic charge pump formulas
presented that higher parasitic capacitances and higher threshold voltages degrade pump performance).
However, even though a risk of latch-up exists, a charge pump generating negative voltages can be
implemented using a triple-well process [42]-[44].
A solution for a charge pump implementation offering several advantages over the implementation
with a junction diode or a diode connected transistor is a pump using polysilicon diodes. Examples
of pumps using polysilicon diodes are presented in [27], [45]. A cross-section of a polysilicon diode is
shown in Fig. 64 and their construction has been discussed when dealing with high resistances on-chip
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implementation.
The anode and the cathode of the polysilicon diodes are fully isolated from the silicon substrate,
and the voltages on the anode or the cathode of the polysilicon diodes are not limited by the breakdown
voltage of the undesired parasitic p-n junction. Using polysilicon diodes, both positive and negative
voltages can be generated without danger of the leakage current and latch-up.
Further more, it is shown in [45] that a pump with polysilicon diodes have a higher power efficiency
than the other types of diode pump. Using polysilicon diodes hasn’t shown to have penalties such as
larger area consumption and using polysilicon diodes does not require additional processing steps. As
for the amplifier designed in this work, a negative charge pump is needed, polysilicon diode pumps
have been chosen. A schematics of the negative charge pump using diodes is shown in Fig. 71.
As mentioned, negative charge pumps implemented in a triple-well technology can be found in
the literature. A cross section of a nMOS transistor in a deep nwell in our technology with parasitic
bipolar transistor is similar to a cross section of a well diode shown in Fig. 66. It looks as if a negative
pump can be implemented in our technology using these devices similarly to examples in the literature,
however, to compare the advantages and disadvantages of using nMOS transistors inside a deep n-well
and polysilicon diodes a more detailed study is needed and can be done as a continuation of this
project. In the analysis of this circuit the influence of all the parasitic bipolar transistors needs to be
considered and a proper connection for the deep n-well chosen or a method to avoid parasitic action
implemented. If the deep nwell is connected to ground (to turn off the diode between the deep nwell
and p-substrate), the minim negative voltage generated by the nMOS pump would be determined by
the leakage current that can be tolerated between the pwell and the deep nwell.
As for our particular implementation, for biasing the two microphones, the positive and negative
charge pumps need to have the same performance and only opposite sign, matching of the two pumps,
positive and negative, when using polysilicon diodes and floating nMOS transistors could be compared
as well. At first glance, for our purpose, as we don’t need a voltage larger than 10V and have no need
for the output current drive, an advanced charge pump implementation using transistors wouldn’t be
advantageous. However, a fast pump settling time, a well defined pump output voltage and good
matching of the two charge pumps is required.
9.7.1 Charge Pump Simulation Results
The positive and negative charge pumps are implemented using N=8, eight stages of polysilicon diodes
with width W=1µm and length L=0.5µm (diode characteristics is shown in Fig. 65) and with capacitors
C=1pF as shown in Fig. 69 and Fig. 71. This diode size has been chosen as the measurement results,
not shown here, have chosen that it has the most conventional diode characteristics among the currently
available diodes, the best current drive and is best modeled.
As it will be seen, the chosen size of the capacitor C is much larger than the stray capacitance et
each node and MIM capacitors occupying minimal area are chosen. They can resist absolute voltages
of at least 11V. Size of the load capacitance CL is 12pF. A circuit that can be used for providing the
two non-overlapping clock signals in anti-phase can be found in any textbook. The amplitude of the
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Figure 72: Positive charge pump and the microphone model used in simulations isolated from the
pump by back-to-back polysilicon diodes.
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Figure 74: 8-stages negative charge pump simulation results with different number of stages.
clock signal in simulations is 1.45V, the clock frequency used is 2.5MHz and the pump input terminal
Vin is connected to ground in both positive and negative charge pump.
Simulation are done with the microphone model and with two back-to-back polysilicon diodes with
W=1µm and L=0.5µm between the output node of the pump Vb and the microphone back plate Vp as
shown in Fig. 72 for the positive pump only. The microphone membrane (MEM) is connected to ground
for both negative and positive charge pump and thus the parasitic capacitor from the membrane to
ground is shorted. The amplifier decoupling capacitor Cc from Fig. 49 is connected to the microphone
back plate (BP).
In Fig. 73 simulation results of the 8-stages positive and negative charge pump are shown. It can
be seen that the outputs of both pumps are symmetric and the pump output voltages Vb reach 90% of
their final value (±9V) after 250ms. In the same figure the output of the pump after the back-to-back
diodes is shown using the dotted line, after 250ms the difference between these two voltages is below
150mV; meaning that the microphone and the diodes do not load the pump significantly (for 150mV
the diodes used present impedances larger than GΩ and their current is rather low).
As already noticed in works dealing with charge pumps [31] the pump output voltage slightly
increases with time probably due to large impedances presented by the diodes which increase as a
function of time. The leakage current of the MIM capacitors used is insignificant and can not be
attributed to this voltage increase. Simulations of the pump loaded with a capacitor only without the
microphone model and without the back-to-back diodes show almost equal result as the plot of Vb from
Fig. 73.
Simulations using other clock frequencies result in the output voltage increasing as a function of
time as well. Increasing the load capacitance increases the ramp-up time as expected. As suggested
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Figure 75: Charge pump simulation results, 8 stages.
in [46] a feedback scheme where a portion of the output voltage from a capacitive divider loading the
pump is fed back to regulate the clock amplitude voltage might be investigated in order to design a
pump with a time constant output voltage.
In Fig. 74 simulation results of the negative charge pump are shown for several number of stages
and grounded input voltage node. Using (174), the diode voltage calculated by reading Vb at 100ms
from the curves is |VD|=0.3359V, 0.34537V and 0.3543V for 6, 7 and 8 stages respectively. In the same
figure, the output from the pump is shown if a double amplitude clock signal is used with pump with
4 stages only. In this way, the initial start-up time is shorter, but the long time constant for the final
value that the pump reaches is not noticeably shorter comparing to the 8-stages case.
In Fig. 75 and Fig. 76 voltages at several nodes of the pump are shown at around 200µs and around
100ms respectively. Values of the voltage swing at each node
(
C
C+Cs
)
Vclk, diode voltage VD and the
voltage VL due to the charging/discharging of the capacitors due to the output current are shown on
the figure. As
(
C
C+Cs
)
Vclk=-1.4489V, it can be calculated that the stray capacitance is very small;
simulated diode voltage is -0.784V and VL is 0.046V. Using (174), calculated output voltage is -4.485V
and simulated output voltage is -4.128V. From Fig. 76, after 100ms as the output current diminishes
as expected, VL is very small. A voltage over diodes is smaller than after 200µs, it is equal -0.34982V,
and Vb = −8.467V . Calculations of Vb give a very close -8.44V. The ripple voltage at the output of
the pump is very low, around 1e− 5V.
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Figure 76: Charge pump simulation results, 8 stages.
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In this chapter a method to increase the sinal-to-noise ratio (SNR) of a MEMS microphone by using
two microphone dies has been presented, an idea that Pulse Amsterdam has come up with. Original
contribution of this thesis, a novel differential preamplifier capable of handling the signal from to
microphones has been described. The noise optimization theory from the previous chapter has been
applied to the amplifier designed and the design steps have been explained. The preamplifier designed,
implemented in a 0.18µm CMOS process has been assembled with two microphone dies in a compact
small size all silicon chip-scale package (CSP). Measurement results on the chip-scale package have
been presented. The results presented show several dB higher SNR comparing to the state-of-the-
art MEMS microphones. Using a differential amplifier introduced several advantages comparing to a
single amplifier solution as well. Due to the compact packaging technique even though two microphone
dies are used, the chip-scale package occupies a very small volume, and is still amongst the smallest
microphone components (Table 8). A 3dB improvement in the SNR achieved by this microphone
moves MEMS microphones much closer to new applications such as use in hearing instruments. As
the improvement has been achieved by designing suitable electronics only, without any redesign of the
micromachining parts of the microphone, a significant development cost and the design time have been
avoided as well as risks connected with MEMS redesign. Implementation of the basic building blocks
used in the design, such as charge pump has been explained also.
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11 Thesis Conclusion and Future Work
11.1 Conclusion
This thesis presents a three-year-and-four-month work on the topic of the design of preamplifiers for
condenser microphones. As the thesis is done within a company, the topics described reflect what we
believed were interests of the company at that point of time.
The first scientific topic in the chronological order, a task of interest for the employer in the
beginning of the study was flicker noise measurements, characterization and modeling. A detailed
study of the existing literature has been done, the existing noise theories have been revisited, explained
and summarized along with the simulator models. Own measurement set-up has been developed,
measurements on own transistors for two CMOS technologies performed, the measurement results
explained based on the existing noise theories, noise origin determined and physical noise parameters
extracted. The measurement results have been compared with simulations using noise models provided
by the foundry and the two technologies compared.
A contribution of this study is that the existing knowledge about the topic has been summarized at
one place and a lot of useful information revealed to circuit designers using simulator models without
an in depth knowledge. A practical value is that a noise measurement set-up has been developed and
characterization done (at DTU), which is not effortless as it is known that the noise measurements are
the most arduous measurement task.
A scientific value of this work is the demonstrated understanding of the very complicated flicker
noise physics and the ability to use it for the analysis of own data. Each time a new technology node
is launched by semiconductor foundries, a measurement results analysis similar to the one we have
done here is published. However, even though our experimental data study is alike, the value of our
experimental results is not new in the world of science as we don’t have the access to the newest
technology, that one working for a semiconductor foundry might have. Likewise, we don’t have the
ability to control the processing steps that the noise depends on for research purpose.
Expecting new contributions concerning the flicker noise theory is very ambitious for a thee-year
project about the microphone preamplifier, and is challenging even for a project on noise only and for
a research group dealing with transistor modeling. However, we have applied recently derived flicker
noise formulas to a problem of noise optimization of a microphone preamplifier. Those formulas are
valid for any region of operation and are based on physical noise parameters. They are not a part of
any simulator and we have implemented them in own Maple files and used for our preamplifier design.
It is difficult for us to evaluate the novelty and the scientific value of that work.
In the introductory part of this thesis, possible methods of sensing a signal from a condenser
microphone are explained. Due to a short time left for the design, the analysis is without getting
into all the design details of each approach, but shows clearly using which method specifications for
a microphone product can be fulfilled at the moment. Although the analysis is simplified and known
expressions are used, useful and interesting observations about a preamplifier design are revealed which
can not be found elsewhere altogether.
In the final part of this thesis, a design of a preamplifier for two microphones is explained. This
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preamplifier is novel and its design is based on the knowledge about a microphone preamplifier design
gained in the company. A chip-scale package has been assembled with two microphones and the
preamplifier designed, and this work has been presented at the most prestigious conference in the field,
which is a first-class achievement of this project especially taking into consideration that during the
time assigned for the project, only one chance for making a circuit was possible (after the noise study).
Unfortunately, due to a lack of interest and finances no further designs have been submitted resulting
in this crown paper only, as both development and research/publishing about IC design are tightly
connected with making chips.
11.2 Future Work
This thesis opens a lot of themes that can be investigated as a future work. First of all the topic of the
thesis is very attractive, microphones are a relatively new and interesting application of MEMS and
a lot of development of MEMS microphones, which can not be used without an interface circuitry, is
going on with new products launched on the market.
Some of the non-implemented approaches for interfacing a microphone presented in the introduc-
tory part of this thesis can be investigated more deeply and implemented. For example a charge
amplifier could be implemented for research purposes both with a MEMS or an ECM microphone.
FM modulation principle could be analyzed in more details and maybe implemented with an ECM
microphone.
It can be further worked on a preamplifier using a voltage sensing principle in order to improve
and analyze its settling time and distortion. PSR ratio for a single transistor amplifier only could be
analyzed and improved (without a voltage regulator).
The noise setup developed can be used for measurements of a transistor switching behavior which
has been tested only very shortly.
The EKV formulas used for noise optimization match well the measurement results on our pream-
plifier, however it would be beneficial to verify them on more than one circuit.
Further work on the preamplifier for two microphones could be the development of its second stage,
for applications requiring its low output impedance. When making a second stage, DOC techniques
used for noise reduction might be implemented as well.
University supervisor Erik had own ideas for the implementation of the preamplifier for two mi-
crophones, and can be consulted about them, not to reveal it here. We haven’t investigated them in
detail due to a lack of time.
Charge pumps have been studied by the company, with several improved variants of them and
a lot of measurement data. We have presented an independent short analysis of the circuit for the
purpose of completeness of the designed preamplifier for two microphones. As a future work, a study
of different charge pump implementations can be done.
As a logical next step, the preamplifier designed can be connected to a Σ − ∆ modulator for
obtaining a digital output. We believe that it can be easily connected to the modulator used in a
company’s commercial digital microphone.
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A Appendix: Noise Measurements Setup
Figure 77: Test setup used for transistor noise characterization.
The test setup used for transistor noise characterization explained in the chapter on flicker noise
is shown. The transistor bias voltages are supplied from a PC with an NI card. Batteries are used
for biasing the opamps in the setup. Noise spectrum is generated using LabView software controlling
the data acquisition card. The oscilloscope is used just for some intermediate checks. The setup is
developed and placed at DTU and can be used by students for practical work.
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B Appendix: Publications
1) The first article is from NORCHIP conference, 2005. It is about the students Master’s thesis work,
but was written and presented during the PhD study.
2) The second article is from NORCHIP conference, 2006.
3) The third article is from ISSCC conference, 2009.
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Abstract
Low-frequency noise has been studied on a set of n- and
p-channel CMOS transistors fabricated in a 0.13µm tech-
nology. Noise measurements have been performed on
transistors with different gate lengths operating under
wide bias conditions, ranging from weak to strong inver-
sion. Noise origin has been identified for both type of
devices, and the oxide trap density Nt, the Hooge para-
meter αH and the Coulomb scattering parameter αs have
been extracted. The experimental results are compared
with simulations using the BSIM3v3 MOS model.
1. Introduction
There is an increasing need for accurate low-noise cir-
cuits, as the technology-driven decrease in power supply
voltage makes it increasingly difficult maintaining a high
signal-to-noise ratio in modern analog designs. It is well
known that a reduction in device size leads to an increased
1/f noise. In addition, as low-frequency noise is strongly
technology dependent, novel processing steps introduced
with technology downscaling lead to performance devia-
tions which are difficult to predict [1]. To achieve an ac-
curate prediction of the impact of 1/f noise on circuit per-
formance, accurate noise modelling is required. Despite
more than thirty years of research, a controversy still ex-
ists about the physical origin of 1/f noise in MOS transis-
tors. Some authors attribute its origin to fluctuations in the
total number of charge carriers [2], some to fluctuations in
the mobility of carriers [3], and some to both [4]-[5]. The
widely used BSIM3v3 MOS noise model implemented in
commercially available circuit simulators is based on the
latter approach [6].
In order to investigate the validity of noise models avail-
able to a circuit designer, in this work, a low frequency
noise analysis is performed on n-channel and p-channel
transistors biased both in weak and strong inversion, and
both in linear and saturation regime. The noise measure-
ment data are analyzed to identify the noise origin. The
physical parameters Nt (oxide trap density), αH (Hooge
parameter), and αs (Coulomb scattering parameter) have
been extracted, and finally measurement data have been
compared to simulations using BSIM3v3 noise model
with noise parameters provided by the foundry.
2. Noise Models
Two main theories are used to describe the origin of 1/f
noise in MOS transistors.
McWhorter carrier number fluctuations (∆N) theory
explains the noise origin by the fluctuations of the channel
free carriers due to the random trapping and detrapping of
charges in the oxide traps near the Si-SiO2 interface. The-
oretical formulation for the drain current power spectral
density SID , based on the ∆N theory proposed by Reim-
bold [7] and Van der Ziel [8] for transistors working in
weak inversion, is given by
SID =
q4Nt
kTWLγC2oxη
2
I2D
f
(1)
where Nt is the trap density, γ (108/cm) is the tunnelling
constant for the traps, and η is the weak inversion slope
factor, given by (Cox+CD+Cit)/Cox, with Cox, CD and
Cit being the oxide, depletion and interface trap capaci-
tances per unit area, respectively (W, L, q, kT have their
usual meaning). Experimental results in general show that
the formalism (1) explains very well 1/f noise in weak in-
version. In fact, the value of Nt can be extracted from
noise measurements against drain current, if other parame-
ters from (1) are known. Furthermore, this parameter is re-
lated to the BSIM noise parameter NOIA as Nt=NOIA/q.
For transistors working in strong inversion in the ohmic
range, the ∆N-based model of SID can be expressed by
[9]
SID =
q2kTNtµ
2
eff
γ
W
L3
V 2DS
f
(2)
with VDS being drain-source voltage and µeff effective
mobility.
The second 1/f noise theory, Hooge mobility fluctuation
(∆µ) theory [3], explains the origin of 1/f noise by the
fluctuations of bulk mobility with the empirical relation
for homogeneous semiconductors, given by
SID =
αH
N
I2D
f
(3)
where αH is Hooge parameter, constant for a given tech-
nology and N the total number of carriers under the gate.
After estimation of N, it can be shown [9] that for a MOS
transistor working in the linear region the following ap-
plies
SID = αHqµ
2
eff
W
L3
(VGS − Vth)
V 2DS
f
(4)
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The measured 1/f noise in n-MOS transistors in strong
inversion in the ohmic region usually shows constant
SID /µ2eff versus gate bias voltage, in agreement with (2),
which can not be predicted by the ∆µ model, because of
the bias-independent αH ; thus, the 1/f noise origin for n-
devices is attributed to the number fluctuation theory. On
the other hand, the observed dependence on the gate bias
for the same region for p-channel transistors is following
the ∆µ theory, in line with equation (4), and can not be
explained by ∆N. However, quadratic variation of SID
versus drain current, following the ∆N model described
by (1), is observed for both n- and p-transistors in weak
inversion, and can not be explained by the Hooge model.
This controversy, known from the experiments published
in the literature, has been observed in our experiments as
well, which will be presented in the next section.
Recent modelling efforts combine the two previously
described approaches in the correlated number and mo-
bility fluctuations ∆N-∆µ model [4]-[5], in an attempt to
come to a universal model valid for both n- and p-channel
transistors in all operation regions. This model takes into
account that the oxide/interface traps, apart from modu-
lating the number of carriers, indirectly interact with the
carrier mobility through Coulomb scattering. By this ap-
proach, the normalized drain current noise spectral density
takes the form presented by Ghibaudo [5]
SID
I2d
= [1 + αsµeffCox
ID
gm
]2(
gm
ID
)2SV fb (5)
where αs is scattering parameter and SV fb is the flatband
voltage spectral density given by
SV fb =
q2kTNt
γWLC2ox
1
f
(6)
Since for weak inversion
gm
ID
≈
q
kT
1
η
(7)
and by neglecting the scattering term in (5), it can be no-
ticed that
SID
I2D
= (
gm
ID
)
2
SV fb (8)
equals equation (1). Similarly, by plugging in the formulas
for µeff and IDgm in the linear region in (5), it can be shown
that the input referred noise voltage density takes the form
SVg = [1 + αsµ0Cox(VGS − Vth)]
2SV fb (9)
where µ0 is the low-field mobility and VGS the gate-
source voltage.
The ∆N-∆µ model described shows a satisfactory fit-
ting to the experimental data for both p- and n-channel de-
vices. However, critical discussions on its exactness exist
[10]. A form of the unified model noise expression (5)-(9)
is implemented in the BSIM3v3 circuit simulator model
[6].
3. Experimental Study
3.1. Measurement Set-Up
The devices studied are fabricated in a 0.13µm CMOS
technology with oxide thickness 2.4nm, n+/p+ poly gate,
L (µm) 0.13 0.26 0.5 1 2
Vthn(V ) 0.41 0.395 0.372 0.360 0.336
Vthp(V ) 0.365 0.364 0.353 0.349
Sn (mV/dec) 86.23 84.97 84.19 95.7 97.05
Sp(mV/dec) 96.32 87.62 91.66 92.6
∆Ln (µm) 0.01
∆Lp (µm) 0.015
µ0n (cm2/Vs) 221
µ0p (cm2/Vs) 60
Table 1: Extracted Transistor Conduction Parameters
(W=10µm) for n- and p-MOS.
shallow trench isolation and Co-silicided drain, source
and gate. All the transistors tested have width W=10µm
and different lengths. Transistors of the same type have
common gate, source and bulk connections, and sepa-
rate drains. Prior to noise measurements, DC character-
istics ID(VGS) and gm(VGS) have been measured. From
the DC characteristics for VDS=50mV using the function
ID√
gm
as described in [11], the conduction parameters µ0,
Vth, ∆L and S (S=(dlogIDdVGS )−1 = 2.3
kTη
q
), given in Ta-
ble 1, have been extracted for both p- and n-transistors.
The drain current noise of the tested devices has been am-
plified by a low-noise amplifier AD707JN connected in
a transconductance configuration, and measured for dif-
ferent transistor bias voltages. The amplifier has been
biased using batteries, while the variable voltage values
supplied to the DUT have been generated from a PC us-
ing the NI6289 high precision data acquisition card. The
same card has been used for measurements with the noise
spectra obtained with help of NI software. Lorentzian-like
spectra usually observed on the top of 1/f noise for small
area or minimum size devices have not been taken into
account. The same noise behavior has been observed on
three measured samples.
3.2. Results Discussion
The plots of the normalized drain current power spectral
density SID /I2D, and the corresponding (gm/ID)2 ratio
versus drain current are shown in Fig. 1 and Fig. 2 for
n- and p-transistors respectively, working in the ohmic re-
gion. Analysis of these plots is considered a generic pro-
cedure to distinguish between the 1/f noise mechanisms.
As explained by equations (5)-(8), if there is a good corre-
lation of the normalized drain current noise with the corre-
sponding transconductance to drain current ratio squared,
the ∆N model dominates, which is clearly the case for
our n-transistors. On the other hand, for p-transistors in
Fig. 2, a departure from the (gm/ID)2 characteristics in
strong inversion can be explained by the influence of ad-
ditional correlated mobility fluctuation. From the SID /I2D
weak inversion plateau, using the equation (1) and the
slope factor value from Table 1, the Nt values are calcu-
lated. For both types of devices, the value of Nt is about
3.5 · 1017 − 4.5 · 1017(eV −1cm−3). The value of Nt for
n-transistors in strong inversion matches the one for weak
inversion.
The input-referred noise power spectral density is plot-
ted in Fig. 3 as a function of the effective gate-source volt-
134 B APPENDIX: PUBLICATIONS
10−7 10−6 10−5 10−4 10−3
10−10
10−9
10−8
10−7
SI
d/
Id
2 ,
 
SV
fb
*(g
m/
Id)
2  
(H
z−
1)
Id (A)
Figure 1: Normalized drain current noise SId/I2D and
(gm/ID)
2 ratio of(-) versus drain current for VDS=50mV
for NMOS with various transistor lengths. L=0.26(), 0.5
(×), 1 (•) and 2 (+) µm.
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Figure 2: Normalized drain current SId/I2D noise and
(gm/ID)
2 ratio (-) versus drain current for VDS=50mV
for various PMOS transistor lengths. L=0.26(), 0.5 (×)
and 1 (•) µm.
age for n-transistors, and in Fig. 4 for p-transistors (VDS
is 50mV). From these figures, the noise origin observed
in Fig. 1 and 2 can be confirmed by the fact that the in-
put noise does not depend on VGS for n-channel transis-
tors, while it is proportional to VGS-Vth for p-channel
transistors as predicted by (2) and (4), respectively. In
our experiments, the same origin has been confirmed by
the plot of SID versus VGS , not shown here. The occa-
sionally observed SID dependence on VGS for high over-
drive voltages [12], due to the drain and source series re-
sistances can not be observed for the relatively low bias
voltages in Fig. 3. The solid lines in Fig. 3 and 4 are the
results obtained by BSIM3v3 simulations. It can be seen
that the simulator model predicts very well the noise of p-
transistors, while discrepancies exist for the n-channel in
linear region. The model predicts dependence on the gate
bias similar to p-channel bias dependance. This might be
due to the fact that for correct modelling when the ∆N
model dominates, similarly to αH , the NOIB parameter
should be proportional to (VGS − Vth)−1. Besides that,
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Figure 3: Input referred noise SVg versus gate over-
drive voltage for VDS=50mV for various NMOS transis-
tor lengths. Simulation (-), L=0.26(), 0.5 (×), 1 (•) and
2 (+) µm.
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Figure 4: Input referred noise SVg versus gate over-
drive voltage for VDS=50mV for various PMOS transistor
lengths. Simulation (-), L=0.26(), 0.5 (×) and 1 (•) (+)
µm.
it can be seen in Fig. 3 that the model provides different
value of the flatband voltage, compared to the measured
one. The mean value of αH for p-transistors with differ-
ent dimensions is about 4.5 · 10−4. This value is obtained
from the measurement data by using a formula similar to
(4) with SID expressed as a function of ID, VGS [9] that
does not require the measurement of mobility attenuation
factor θ. The values of αs for p-channel transistors, ex-
tracted using (9), have values 7.5 · 104 − 9.5 · 104 (Vs/C).
The values extracted are similar to the the values reported
for the same technology node [13].
SID versus drain current for VDS=0.45V for various di-
mensions of p- and n-transistors is shown in Fig. 5 and 6,
along with the simulated data. As expected, the drain cur-
rent spectral density shows a quadratic dependence on the
drain current in weak inversion for VDS=450mV as well
as for VDS=50mV. As for the transistors working in lin-
ear region, measurements for p-channel transistors match
very well simulations, while for n-transistors discrepan-
cies are observed. The slope of the curve of SID versus
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drain current is the same for measured and simulated data
in Fig. 5 while the measured values are somehow greater
than simulated.
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Figure 5: Drain noise spectral density SID versus drain
current for VDS=450mV for various NMOS transistor
lengths. Simulation (-), L=0.26(), 0.5 (×), 1 (•) and
2 (+) µm.
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Figure 6: Drain noise spectral density SID versus drain
current for VDS=450mV for various PMOS transistor
lengths. Simulation (-), L=0.26(), 0.5 (×) and 1 (•) µm.
4. Conclusion
In this work, low frequency noise has been investigated
on MOS transistors from 0.13µm technology. It has been
observed that the noise in n-transistors originates from the
number fluctuation theory, while the noise in p-MOS is
due to the number fluctuations with correlated mobility
fluctuations. Values of the physical parameters extracted
match well the values for similar technologies. The sim-
ulation result show very good match with the measured
data for p-transistors, while some discrepancies for n-
transistors are observed.
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Silicon MEMS microphones that offer small size, ease of integration with CMOS
electronics, and the ability to withstand lead-free solder reflow cycles, are
becoming increasingly popular for high-volume consumer electronic products,
and are competing in price and performance with traditional electret condenser
microphones [1]. The design of a MEMS microphone, consisting of a compliant
membrane and a stiff back-plate forming a variable capacitor, is a challenging
task with a number of design trade-offs [2]. For cost reasons, a small-area mem-
brane is desired; however, lower acoustical noise is obtained with a larger mem-
brane. In this work, we demonstrate a method to increase the SNR of a micro-
phone system without the need for a complicated and risky MEMS die redesign.
An SNR of 66dB is achieved using two microphones (instead of a single one) in
a differential configuration, thus doubling the total membrane area.
A MEMS microphone is biased by a high DC voltage Vb generated on-chip 
from a (low) power supply. The microphone sensitivity S is given by 
S = Vb·∆Cm/(Cm·∆P) where Cm is the microphone capacitance, ∆P the sound
pressure level (SPL), and ∆Cm the capacitance change in response to ∆P. When
two microphones are biased by voltages having opposite polarities (i.e., Vb and
-Vb) and ∆P is applied, the microphones produce signals of opposite polarities
[3]. When these differential signals are fed to a differential amplifier, a 3dB
improvement in SNR can be achieved compared to a single-microphone design.
It is important to note that a MEMS microphone has limited SNR due to its own
intrinsic acoustical noise. The microphone SNR is first-order independent of Vb,
and for the die used here its value is between 63dB and 66dB depending on
process details. If the amplifier does not deteriorate the SNR, a two-microphone
solution can indeed yield a 3dB SNR improvement.
A simplified schematic of the amplifier is shown in Fig. 20.6.1. The DC-blocking
capacitors Cc are much larger than Cm. The diode pairs Dp1,p2 and Dp3,p4 are nec-
essary to provide high output impedance between the microphone and the
charge pump delivering the bias voltage; in order to avoid leakage currents and
latch-up hazards due to the bias voltages, polysilicon diodes isolated from the
substrate are used. Two more sets of diodes (D1,2 and D3,4, realized as 6V n
+-pwell
junctions inside a deep n-well) are necessary to provide a DC path to the gates
of the PMOS differential pair, forming the basic gain stage. The zero-current
dynamic resistance presented by these diodes is extremely high, so that the
poles of the transfer function from microphones to differential output (Vop - Von)
are well below 20Hz. 
The role of the feedback amplifier (FA) is to speed-up the start-up transient. If no
FA is used, the different polarities of the bias voltages Vb and -Vb unbalance the
voltages at the gates of M1 and M2 during start-up, causing the entire bias cur-
rent to flow through M2; simulations show that proper functionality would not be
recovered even after hundreds of seconds. The FA equalizes the two gate volt-
ages, resulting in a settling time for the differential gain of less than 2s, which is
fast enough for any application. This fast settling time is yet another advantage
of the differential operation (together with a much higher insensitivity to power-
supply-induced noise and electro-magnetic interference). It should be noted that
the signal appearing at the output of the FA tends to interfere with the normal
operation of the main amplifier, causing distortion. This deleterious behavior is
suppressed by diodes D5,6, whose task is to limit the feedback signal. The noise
generated by all diodes, and primarily by D1,2 and D3,4, is negligible after less than
3s. Capacitors C5,6 enforce the stability of the FA.
The amplifier is implemented in a 0.18µm 3M triple-gate CMOS process. 6V
PMOS transistors are chosen for the input pair, as they produce less flicker noise
than NMOS transistors. Input-referred noise minimization (including both flick-
er and white noise) is performed both through calculations (using the EKV MOS
equations in the moderate inversion region) and simulations (using the BSIM3v3
MOS model). The optimal M1,2 width (W) is determined for several M1,2 lengths
(L) and bias current Ibias, and the overall optimal set of values is W=600µm,
L=3µm, Ibias=53µA. Noise measurements show that 1/f noise has a slightly high-
er impact than does white noise, when both contributions are A-weighted. The
expected SNR degradation introduced by the amplifier is lower than 1.5dB for
Vb=±10V. The amplifier consumes 120µA at 1.8V.
The amplifier differential output voltage for an SPL of 94dB (i.e., 1Pa) and
Vb=±10V at 1kHz is 21mVrms with an amplifier gain of 8dB, resulting in a two-
microphone sensitivity of 8.4mVrms/Pa. The frequency response under the same
conditions is measured with a TBS50 pyramid testbox, with frequency range of
60Hz to 9kHz, and is shown in Fig. 20.6.2. The transfer function is expected to
be flat until at least 20kHz. A plot of the THD as a function of the SPL at 1kHz is
shown in Fig. 20.6.3. No significant distortion due to the FA is observed, and the
THD is below 1% for an SPL below 112dB. Increasing |Vb| increases the micro-
phone sensitivity, resulting in higher microphone output voltages, as shown in
Fig. 20.6.4 (top). However, if Vb reaches ~12.2V, the microphone collapses, with
the membrane sticking to the bottom plate. Functionality can be restored by dis-
charging the microphone to 0V. The A-weighted 20Hz-to-20kHz rms differential
output noise is shown in Fig. 20.6.4 (bottom). At low Vb values, noise almost
totally comes from the amplifier (5µVrms), while at higher Vb values the micro-
phone noise becomes dominant. For the nominal condition Vb=10V, the SNR
deterioration caused by the amplifier is ~1.0dB. An SNR vs. Vb plot is shown in
Fig. 20.6.5, where an SNR of 66.5dB is achieved at Vb=10V (the SNR drops by
only ~1dB at a more conservative Vb of 8.5V). The same figure shows that using
only one microphone reduces the SNR by 3-4dB, as expected.
Figure 20.6.6 presents a comparison with other MEMS microphone products
with data from available data sheets, showing that this work achieves an SNR
improvement of several dB. Photographs of CMOS amplifier and MEMS micro-
phones are displayed in Fig. 20.6.7. Contacts between the microphones and
amplifier are provided, with negligible parasitic capacitance, through connec-
tions on the silicon substrate on which both microphones and amplifier are flip-
chip mounted. The amplifier die size is 3.2×0.93mm2, the membrane diameter of
the microphones is 1.05mm, and the volume of the complete chip-scale pack-
age (CSP) is 2.6×3.2×0.865mm3.
This size is chosen to allow the use of a pair of silicon substrate dies already
employed in a commercially available digital microphone CSP (with dimensions
2.6×1.6×0.865mm3, using a single MEMS microphone and a single substrate
die) without redesign. Due to compact packaging, the new microphone CSP
occupies less area than the products from Figure 20.6.6, despite the use of two
MEMS microphones.
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Figure 20.6.1: Circuit schematic of the microphone preamplifier. Figure 20.6.2: Frequency response of the system at 94dB SPL.
Figure 20.6.3: THD of the differential output voltage vs. SPL @ 1 kHz. 
Figure 20.6.5: SNR vs. microphone bias. Figure 20.6.6: Performance comparison with commercially available products.
Figure 20.6.4: Top: Differential output voltage vs. microphone bias. Bottom: A-weight-
ed differential output noise vs. microphone bias. 
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Figure 20.6.7: Photographs of CMOS amplifier, substrate dies, and test PCB with
mounted microphone CSP. 
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